Lossless Compression for Multisample Render Targets Alongside Fragment Compression

ABSTRACT

Described herein is an apparatus having color compression circuitry coupled to a texture unit and shader execution array. The color compression circuitry performs lossless delta color compression of pixel color data provided by the shader execution array and texture unit to generate compressed color data. The compressed color data is stored at one or more levels of a multilevel cache subsystem

CROSS-REFERENCE

This application claims priority to U.S. patent application Ser. No.16/661,522, filed Oct. 23, 2019, which is a continuation of Ser. No.16/228,252, filed Dec. 20, 2018, and issued on Dec. 3, 2019 as U.S. Pat.No. 10,499,073, which is a continuation of U.S. patent application Ser.No. 15/873,379, filed Jan. 17, 2018, and issued as U.S. Pat. No.10,212,443 on Feb. 19, 2019, which is a continuation of U.S. patentapplication Ser. No. 15/477,034 filed Apr. 1, 2017, issued as U.S. Pat.No. 9,912,957 on Mar. 6, 2018, all of which are hereby incorporatedherein by reference.

FIELD OF INVENTION

This invention relates generally to data processing and moreparticularly to data processing via a general-purpose graphicsprocessing unit.

BACKGROUND OF THE DESCRIPTION

Current parallel graphics data processing includes systems and methodsdeveloped to perform specific operations on graphics data such as, forexample, linear interpolation, tessellation, rasterization, texturemapping, depth testing, etc. Traditionally, graphics processors usedfixed function computational units to process graphics data; however,more recently, portions of graphics processors have been madeprogrammable, enabling such processors to support a wider variety ofoperations for processing vertex and fragment data.

To further increase performance, graphics processors typically implementprocessing techniques such as pipelining that attempt to process, inparallel, as much graphics data as possible throughout the differentparts of the graphics pipeline. Parallel graphics processors with singleinstruction, multiple thread (SIMT) architectures are designed tomaximize the amount of parallel processing in the graphics pipeline. Inan SIMT architecture, groups of parallel threads attempt to executeprogram instructions synchronously together as often as possible toincrease processing efficiency. A general overview of software andhardware for SIMT architectures can be found in Shane Cook, CUDAProgramming, Chapter 3, pages 37-51 (2013) and/or Nicholas Wilt, CUDAHandbook, A Comprehensive Guide to GPU Programming, Sections 2.6.2 to3.1.2 (June 2013).

BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention are described reference to variousembodiments, some of which are illustrated in the appended drawings. Itis to be noted, however, that the appended drawings illustrate onlytypical embodiments and are therefore not to be considered limiting ofits scope, for the invention may admit to other equally effectiveembodiments.

FIG. 1 is a block diagram illustrating a computer system configured toimplement one or more aspects of the embodiments described herein;

FIG. 2A-2D illustrate parallel processor components, according to anembodiment;

FIG. 3A-3B are block diagrams of graphics multiprocessors, according toembodiments;

FIG. 4A-4F illustrate an exemplary architecture in which a plurality ofGPUs is communicatively coupled to a plurality of multi-core processors;

FIG. 5 is a conceptual diagram of a graphics processing pipeline,according to an embodiment;

FIG. 6 is a block diagram of a GPGPU, according to an embodiment;

FIG. 7 illustrates an exemplary memory layout for a multisample rendertarget;

FIG. 8 illustrates MSAA compression, according to an embodiment;

FIG. 9 is an illustration of fragment/pixel processing unit, accordingto an embodiment;

FIG. 10 illustrates progressive MSAA plane allocation, according to anembodiment;

FIG. 11 illustrates a system to implement lossless compression of datawithin a multisample render target, according to an embodiment;

FIG. 12 illustrates a compression control surface, according to anembodiment;

FIG. 13 is a flow diagram illustrating a process for progressivemultisample antialiasing, according to an embodiment;

FIG. 14 is a flow diagram illustrating a process for losslesscompression of multisample render target data alongside fragmentcompression, according to an embodiment;

FIG. 15 is a block diagram of a processing system, according to anembodiment;

FIG. 16 is a block diagram of a processor according to an embodiment;

FIG. 17 is a block diagram of a graphics processor, according to anembodiment;

FIG. 18 is a block diagram of a graphics processing engine of a graphicsprocessor in accordance with some embodiments;

FIG. 19 is a block diagram of a graphics processor provided by anadditional embodiment;

FIG. 20 illustrates thread execution logic including an array ofprocessing elements employed in some embodiments;

FIG. 21 is a block diagram illustrating a graphics processor instructionformats according to some embodiments;

FIG. 22 is a block diagram of a graphics processor according to anotherembodiment.

FIG. 23A-23B illustrate a graphics processor command format and commandsequence, according to some embodiments;

FIG. 24 illustrates exemplary graphics software architecture for a dataprocessing system according to some embodiments;

FIG. 25 is a block diagram illustrating an IP core development system,according to an embodiment;

FIG. 26 is a block diagram illustrating an exemplary system on a chipintegrated circuit, according to an embodiment;

FIG. 27 is a block diagram illustrating an additional exemplary graphicsprocessor, according to an embodiment; and

FIG. 28 is a block diagram illustrating an additional exemplary graphicsprocessor of a system on a chip integrated circuit, according to anembodiment.

DETAILED DESCRIPTION

In the following description, numerous specific details are set forth toprovide a more thorough understanding. However, it will be apparent toone of skill in the art that the embodiments described herein may bepracticed without one or more of these specific details. In otherinstances, well-known features have not been described to avoidobscuring the details of the present embodiments.

In some embodiments, a graphics processing unit (GPU) is communicativelycoupled to host/processor cores to accelerate graphics operations,machine-learning operations, pattern analysis operations, and variousgeneral-purpose GPU (GPGPU) functions. The GPU may be communicativelycoupled to the host processor/cores over a bus or another interconnect(e.g., a high-speed interconnect such as PCIe or NVLink). In otherembodiments, the GPU may be integrated on the same package or chip asthe cores and communicatively coupled to the cores over an internalprocessor bus/interconnect (i.e., internal to the package or chip).Regardless of the manner in which the GPU is connected, the processorcores may allocate work to the GPU in the form of sequences ofcommands/instructions contained in a work descriptor. The GPU then usesdedicated circuitry/logic for efficiently processing thesecommands/instructions.

In general, graphics rendering may generate an image or images frommodel data using a wide range of computer implemented techniques. Insome graphics rendering implementations an image may be rendered usingrasterization by sampling different functions such as, for example, avisibility function and/or a shading function. In general, the samplesfor a visibility function may be termed visibility samples and thesamples for a shading function may be termed shading samples. Whenimplementing techniques such as multi-sampling anti-aliasing (MSAA),multiple visibility samples may be used per. Rendering to a multisamplerender target that stores multiple samples per pixels is more bandwidthintensive than using a simple sample. To restrain bandwidth consumption,various forms of compression can be used. When lossless colorcompression techniques are implemented for a multisample render target,storing the samples in an interleaved manner can increase the efficiencyof such techniques in comparison to planar techniques of storing sampledata.

System Overview

FIG. 1 is a block diagram illustrating a computing system 100 configuredto implement one or more aspects of the embodiments described herein.The computing system 100 includes a processing subsystem 101 having oneor more processor(s) 102 and a system memory 104 communicating via aninterconnection path that may include a memory hub 105. The memory hub105 may be a separate component within a chipset component or may beintegrated within the one or more processor(s) 102. The memory hub 105couples with an I/O subsystem 111 via a communication link 106. The I/Osubsystem 111 includes an I/O hub 107 that can enable the computingsystem 100 to receive input from one or more input device(s) 108.Additionally, the I/O hub 107 can enable a display controller, which maybe included in the one or more processor(s) 102, to provide outputs toone or more display device(s) 110A. In one embodiment the one or moredisplay device(s) 110A coupled with the I/O hub 107 can include a local,internal, or embedded display device.

In one embodiment the processing subsystem 101 includes one or moreparallel processor(s) 112 coupled to memory hub 105 via a bus or othercommunication link 113. The communication link 113 may be one of anynumber of standards based communication link technologies or protocols,such as, but not limited to PCI Express, or may be a vendor specificcommunications interface or communications fabric. In one embodiment theone or more parallel processor(s) 112 form a computationally focusedparallel or vector processing system that can include a large number ofprocessing cores and/or processing clusters, such as a many integratedcore (MIC) processor. In one embodiment the one or more parallelprocessor(s) 112 form a graphics processing subsystem that can outputpixels to one of the one or more display device(s) 110A coupled via theI/O Hub 107. The one or more parallel processor(s) 112 can also includea display controller and display interface (not shown) to enable adirect connection to one or more display device(s) 110B.

Within the I/O subsystem 111, a system storage unit 114 can connect tothe I/O hub 107 to provide a storage mechanism for the computing system100. An I/O switch 116 can be used to provide an interface mechanism toenable connections between the I/O hub 107 and other components, such asa network adapter 118 and/or wireless network adapter 119 that may beintegrated into the platform, and various other devices that can beadded via one or more add-in device(s) 120. The network adapter 118 canbe an Ethernet adapter or another wired network adapter. The wirelessnetwork adapter 119 can include one or more of a Wi-Fi, Bluetooth, nearfield communication (NFC), or other network device that includes one ormore wireless radios.

The computing system 100 can include other components not explicitlyshown, including USB or other port connections, optical storage drives,video capture devices, and the like, may also be connected to the I/Ohub 107. Communication paths interconnecting the various components inFIG. 1 may be implemented using any suitable protocols, such as PCI(Peripheral Component Interconnect) based protocols (e.g., PCI-Express),or any other bus or point-to-point communication interfaces and/orprotocol(s), such as the NV-Link high-speed interconnect, orinterconnect protocols known in the art.

In one embodiment, the one or more parallel processor(s) 112 incorporatecircuitry optimized for graphics and video processing, including, forexample, video output circuitry, and constitutes a graphics processingunit (GPU). In another embodiment, the one or more parallel processor(s)112 incorporate circuitry optimized for general-purpose processing,while preserving the underlying computational architecture, described ingreater detail herein. In yet another embodiment, components of thecomputing system 100 may be integrated with one or more other systemelements on a single integrated circuit. For example, the one or moreparallel processor(s) 112, memory hub 105, processor(s) 102, and I/O hub107 can be integrated into a system on chip (SoC) integrated circuit.Alternatively, the components of the computing system 100 can beintegrated into a single package to form a system in package (SIP)configuration. In one embodiment at least a portion of the components ofthe computing system 100 can be integrated into a multi-chip module(MCM), which can be interconnected with other multi-chip modules into amodular computing system.

It will be appreciated that the computing system 100 shown herein isillustrative and that variations and modifications are possible. Theconnection topology, including the number and arrangement of bridges,the number of processor(s) 102, and the number of parallel processor(s)112, may be modified as desired. For instance, in some embodiments,system memory 104 is connected to the processor(s) 102 directly ratherthan through a bridge, while other devices communicate with systemmemory 104 via the memory hub 105 and the processor(s) 102. In otheralternative topologies, the parallel processor(s) 112 are connected tothe I/O hub 107 or directly to one of the one or more processor(s) 102,rather than to the memory hub 105. In other embodiments, the I/O hub 107and memory hub 105 may be integrated into a single chip. Someembodiments may include two or more sets of processor(s) 102 attachedvia multiple sockets, which can couple with two or more instances of theparallel processor(s) 112.

Some of the particular components shown herein are optional and may notbe included in all implementations of the computing system 100. Forexample, any number of add-in cards or peripherals may be supported, orsome components may be eliminated. Furthermore, some architectures mayuse different terminology for components similar to those illustrated inFIG. 1. For example, the memory hub 105 may be referred to as aNorthbridge in some architectures, while the I/O hub 107 may be referredto as a Southbridge.

FIG. 2A illustrates a parallel processor 200, according to anembodiment. The various components of the parallel processor 200 may beimplemented using one or more integrated circuit devices, such asprogrammable processors, application specific integrated circuits(ASICs), or field programmable gate arrays (FPGA). The illustratedparallel processor 200 is a variant of the one or more parallelprocessor(s) 112 shown in FIG. 1, according to an embodiment.

In one embodiment the parallel processor 200 includes a parallelprocessing unit 202. The parallel processing unit includes an I/O unit204 that enables communication with other devices, including otherinstances of the parallel processing unit 202. The I/O unit 204 may bedirectly connected to other devices. In one embodiment the I/O unit 204connects with other devices via the use of a hub or switch interface,such as memory hub 105. The connections between the memory hub 105 andthe I/O unit 204 form a communication link 113. Within the parallelprocessing unit 202, the I/O unit 204 connects with a host interface 206and a memory crossbar 216, where the host interface 206 receivescommands directed to performing processing operations and the memorycrossbar 216 receives commands directed to performing memory operations.

When the host interface 206 receives a command buffer via the I/O unit204, the host interface 206 can direct work operations to perform thosecommands to a front end 208. In one embodiment the front end 208 coupleswith a scheduler 210, which is configured to distribute commands orother work items to a processing cluster array 212. In one embodimentthe scheduler 210 ensures that the processing cluster array 212 isproperly configured and in a valid state before tasks are distributed tothe processing clusters of the processing cluster array 212.

The processing cluster array 212 can include up to “N” processingclusters (e.g., cluster 214A, cluster 214B, through cluster 214N). Eachcluster 214A-214N of the processing cluster array 212 can execute alarge number of concurrent threads. The scheduler 210 can allocate workto the clusters 214A-214N of the processing cluster array 212 usingvarious scheduling and/or work distribution algorithms, which may varydepending on the workload arising for each type of program orcomputation. The scheduling can be handled dynamically by the scheduler210, or can be assisted in part by compiler logic during compilation ofprogram logic configured for execution by the processing cluster array212. In one embodiment, different clusters 214A-214N of the processingcluster array 212 can be allocated for processing different types ofprograms or for performing different types of computations.

The processing cluster array 212 can be configured to perform varioustypes of parallel processing operations. In one embodiment theprocessing cluster array 212 is configured to perform general-purposeparallel compute operations. For example, the processing cluster array212 can include logic to execute processing tasks including filtering ofvideo and/or audio data, performing modeling operations, includingphysics operations, and performing data transformations.

In one embodiment the processing cluster array 212 is configured toperform parallel graphics processing operations. In embodiments in whichthe parallel processor 200 is configured to perform graphics processingoperations, the processing cluster array 212 can include additionallogic to support the execution of such graphics processing operations,including, but not limited to texture sampling logic to perform textureoperations, as well as tessellation logic and other vertex processinglogic. Additionally, the processing cluster array 212 can be configuredto execute graphics processing related shader programs such as, but notlimited to vertex shaders, tessellation shaders, geometry shaders, andpixel shaders. The parallel processing unit 202 can transfer data fromsystem memory via the I/O unit 204 for processing. During processing thetransferred data can be stored to on-chip memory (e.g., parallelprocessor memory 222) during processing, then written back to systemmemory.

In one embodiment, when the parallel processing unit 202 is used toperform graphics processing, the scheduler 210 can be configured todivide the processing workload into approximately equal sized tasks, tobetter enable distribution of the graphics processing operations tomultiple clusters 214A-214N of the processing cluster array 212. In someembodiments, portions of the processing cluster array 212 can beconfigured to perform different types of processing. For example a firstportion may be configured to perform vertex shading and topologygeneration, a second portion may be configured to perform tessellationand geometry shading, and a third portion may be configured to performpixel shading or other screen space operations, to produce a renderedimage for display. Intermediate data produced by one or more of theclusters 214A-214N may be stored in buffers to allow the intermediatedata to be transmitted between clusters 214A-214N for furtherprocessing.

During operation, the processing cluster array 212 can receiveprocessing tasks to be executed via the scheduler 210, which receivescommands defining processing tasks from front end 208. For graphicsprocessing operations, processing tasks can include indices of data tobe processed, e.g., surface (patch) data, primitive data, vertex data,and/or pixel data, as well as state parameters and commands defining howthe data is to be processed (e.g., what program is to be executed). Thescheduler 210 may be configured to fetch the indices corresponding tothe tasks or may receive the indices from the front end 208. The frontend 208 can be configured to ensure the processing cluster array 212 isconfigured to a valid state before the workload specified by incomingcommand buffers (e.g., batch-buffers, push buffers, etc.) is initiated.

Each of the one or more instances of the parallel processing unit 202can couple with parallel processor memory 222. The parallel processormemory 222 can be accessed via the memory crossbar 216, which canreceive memory requests from the processing cluster array 212 as well asthe I/O unit 204. The memory crossbar 216 can access the parallelprocessor memory 222 via a memory interface 218. The memory interface218 can include multiple partition units (e.g., partition unit 220A,partition unit 220B, through partition unit 220N) that can each coupleto a portion (e.g., memory unit) of parallel processor memory 222. Inone implementation the number of partition units 220A-220N is configuredto be equal to the number of memory units, such that a first partitionunit 220A has a corresponding first memory unit 224A, a second partitionunit 220B has a corresponding memory unit 224B, and an Nth partitionunit 220N has a corresponding Nth memory unit 224N. In otherembodiments, the number of partition units 220A-220N may not be equal tothe number of memory devices.

In various embodiments, the memory units 224A-224N can include varioustypes of memory devices, including dynamic random access memory (DRAM)or graphics random access memory, such as synchronous graphics randomaccess memory (SGRAM), including graphics double data rate (GDDR)memory. In one embodiment, the memory units 224A-224N may also include3D stacked memory, including but not limited to high bandwidth memory(HBM). Persons skilled in the art will appreciate that the specificimplementation of the memory units 224A-224N can vary, and can beselected from one of various conventional designs. Render targets, suchas frame buffers or texture maps may be stored across the memory units224A-224N, allowing partition units 220A-220N to write portions of eachrender target in parallel to efficiently use the available bandwidth ofparallel processor memory 222. In some embodiments, a local instance ofthe parallel processor memory 222 may be excluded in favor of a unifiedmemory design that utilizes system memory in conjunction with localcache memory.

In one embodiment, any one of the clusters 214A-214N of the processingcluster array 212 can process data that will be written to any of thememory units 224A-224N within parallel processor memory 222. The memorycrossbar 216 can be configured to transfer the output of each cluster214A-214N to any partition unit 220A-220N or to another cluster214A-214N, which can perform additional processing operations on theoutput. Each cluster 214A-214N can communicate with the memory interface218 through the memory crossbar 216 to read from or write to variousexternal memory devices. In one embodiment the memory crossbar 216 has aconnection to the memory interface 218 to communicate with the I/O unit204, as well as a connection to a local instance of the parallelprocessor memory 222, enabling the processing units within the differentprocessing clusters 214A-214N to communicate with system memory or othermemory that is not local to the parallel processing unit 202. In oneembodiment the memory crossbar 216 can use virtual channels to separatetraffic streams between the clusters 214A-214N and the partition units220A-220N.

While a single instance of the parallel processing unit 202 isillustrated within the parallel processor 200, any number of instancesof the parallel processing unit 202 can be included. For example,multiple instances of the parallel processing unit 202 can be providedon a single add-in card, or multiple add-in cards can be interconnected.The different instances of the parallel processing unit 202 can beconfigured to inter-operate even if the different instances havedifferent numbers of processing cores, different amounts of localparallel processor memory, and/or other configuration differences. Forexample and in one embodiment, some instances of the parallel processingunit 202 can include higher precision floating-point units relative toother instances. Systems incorporating one or more instances of theparallel processing unit 202 or the parallel processor 200 can beimplemented in a variety of configurations and form factors, includingbut not limited to desktop, laptop, or handheld personal computers,servers, workstations, game consoles, and/or embedded systems.

FIG. 2B is a block diagram of a partition unit 220, according to anembodiment. In one embodiment the partition unit 220 is an instance ofone of the partition units 220A-220N of FIG. 2A. As illustrated, thepartition unit 220 includes an L2 cache 221, a frame buffer interface225, and a ROP 226 (raster operations unit). The L2 cache 221 is aread/write cache that is configured to perform load and store operationsreceived from the memory crossbar 216 and ROP 226. Read misses andurgent write-back requests are output by L2 cache 221 to frame bufferinterface 225 for processing. Updates can also be sent to the framebuffer via the frame buffer interface 225 for processing. In oneembodiment the frame buffer interface 225 interfaces with one of thememory units in parallel processor memory, such as the memory units224A-224N of FIG. 2A (e.g., within parallel processor memory 222).

In graphics applications, the ROP 226 is a processing unit that performsraster operations such as stencil, z test, blending, and the like. TheROP 226 then outputs processed graphics data that is stored in graphicsmemory. In some embodiments the ROP 226 includes compression logic tocompress depth or color data that is written to memory and decompressdepth or color data that is read from memory. The compression logic canbe lossless compression logic that makes use of one or more of multiplecompression algorithms. The type of compression that is performed by theROP 226 can vary based on the statistical characteristics of the data tobe compressed. For example, in one embodiment, delta color compressionis performed on depth and color data on a per-tile basis.

In some embodiments, the ROP 226 is included within each processingcluster (e.g., cluster 214A-214N of FIG. 2A) instead of within thepartition unit 220. In such embodiment, read and write requests forpixel data are transmitted over the memory crossbar 216 instead of pixelfragment data. The processed graphics data may be displayed on a displaydevice, such as one of the one or more display device(s) 110 of FIG. 1,routed for further processing by the processor(s) 102, or routed forfurther processing by one of the processing entities within the parallelprocessor 200 of FIG. 2A.

FIG. 2C is a block diagram of a processing cluster 214 within a parallelprocessing unit, according to an embodiment. In one embodiment theprocessing cluster is an instance of one of the processing clusters214A-214N of FIG. 2A. The processing cluster 214 can be configured toexecute many threads in parallel, where the term “thread” refers to aninstance of a particular program executing on a particular set of inputdata. In some embodiments, single-instruction, multiple-data (SIMD)instruction issue techniques are used to support parallel execution of alarge number of threads without providing multiple independentinstruction units. In other embodiments, single-instruction,multiple-thread (SIMT) techniques are used to support parallel executionof a large number of generally synchronized threads, using a commoninstruction unit configured to issue instructions to a set of processingengines within each one of the processing clusters. Unlike a SIMDexecution regime, where all processing engines typically executeidentical instructions, SIMT execution allows different threads to morereadily follow divergent execution paths through a given thread program.Persons skilled in the art will understand that a SIMD processing regimerepresents a functional subset of a SIMT processing regime.

Operation of the processing cluster 214 can be controlled via a pipelinemanager 232 that distributes processing tasks to SIMT parallelprocessors. The pipeline manager 232 receives instructions from thescheduler 210 of FIG. 2A and manages execution of those instructions viaa graphics multiprocessor 234 and/or a texture unit 236. The illustratedgraphics multiprocessor 234 is an exemplary instance of a SIMT parallelprocessor. However, various types of SIMT parallel processors ofdiffering architectures may be included within the processing cluster214. One or more instances of the graphics multiprocessor 234 can beincluded within a processing cluster 214. The graphics multiprocessor234 can process data and a data crossbar 240 can be used to distributethe processed data to one of multiple possible destinations, includingother shader units. The pipeline manager 232 can facilitate thedistribution of processed data by specifying destinations for processeddata to be distributed via the data crossbar 240.

Each graphics multiprocessor 234 within the processing cluster 214 caninclude an identical set of functional execution logic (e.g., arithmeticlogic units, load-store units, etc.), which may be pipelined, allowing anew instruction to be issued before a previous instruction has finished.Any combination of functional execution logic may be provided. In oneembodiment, the functional logic supports a variety of operationsincluding integer and floating-point arithmetic (e.g., addition andmultiplication), comparison operations, Boolean operations (AND, OR,XOR), bit-shifting, and computation of various algebraic functions(e.g., planar interpolation, trigonometric, exponential, and logarithmicfunctions, etc.); and the same functional-unit hardware can be leveragedto perform different operations.

The series of instructions transmitted to the processing cluster 214constitutes a thread, as previously defined herein, and the collectionof a certain number of concurrently executing threads across theparallel processing engines (not shown) within a graphics multiprocessor234 is referred to herein as a thread group. As used herein, a threadgroup refers to a group of threads concurrently executing the sameprogram on different input data, with one thread of the group beingassigned to a different processing engine within a graphicsmultiprocessor 234. A thread group may include fewer threads than thenumber of processing engines within the graphics multiprocessor 234, inwhich case some processing engines will be idle during cycles when thatthread group is being processed. A thread group may also include morethreads than the number of processing engines within the graphicsmultiprocessor 234, in which case processing will take place overconsecutive clock cycles. Each graphics multiprocessor 234 can supportup to G thread groups concurrently. Additionally, a plurality of relatedthread groups may be active (in different phases of execution) at thesame time within a graphics multiprocessor 234.

In one embodiment the graphics multiprocessor 234 includes an internalcache memory to perform load and store operations. In one embodiment,the graphics multiprocessor 234 can forego an internal cache and use acache memory (e.g., L1 cache 248) within the processing cluster 214.Each graphics multiprocessor 234 also has access to L2 caches within thepartition units (e.g., partition units 220A-220N of FIG. 2A) that areshared among all processing clusters 214 and may be used to transferdata between threads. The graphics multiprocessor 234 may also accessoff-chip global memory, which can include one or more of local parallelprocessor memory and/or system memory. Any memory external to theparallel processing unit 202 may be used as global memory. Embodimentsin which the processing cluster 214 includes multiple instances of thegraphics multiprocessor 234 can share common instructions and data,which may be stored in the L1 cache 248.

Each processing cluster 214 may include an MMU 245 (memory managementunit) that is configured to map virtual addresses into physicaladdresses. In other embodiments, one or more instances of the MMU 245may reside within the memory interface 218 of FIG. 2A. The MMU 245includes a set of page table entries (PTEs) used to map a virtualaddress to a physical address of a tile and optionally a cache lineindex. The MMU 245 may include address translation lookaside buffers(TLB) or caches that may reside within the graphics multiprocessor 234or the L1 cache or processing cluster 214. The physical address isprocessed to distribute surface data access locality to allow efficientrequest interleaving among partition units. The cache line index may beused to determine whether a request for a cache line is a hit or miss.

In graphics and computing applications, a processing cluster 214 may beconfigured such that each graphics multiprocessor 234 is coupled to atexture unit 236 for performing texture mapping operations, e.g.,determining texture sample positions, reading texture data, andfiltering the texture data. Texture data is read from an internaltexture L1 cache (not shown) or in some embodiments from the L1 cachewithin graphics multiprocessor 234 and is fetched from an L2 cache,local parallel processor memory, or system memory, as needed. Eachgraphics multiprocessor 234 outputs processed tasks to the data crossbar240 to provide the processed task to another processing cluster 214 forfurther processing or to store the processed task in an L2 cache, localparallel processor memory, or system memory via the memory crossbar 216.A preROP 242 (pre-raster operations unit) is configured to receive datafrom graphics multiprocessor 234, direct data to ROP units, which may belocated with partition units as described herein (e.g., partition units220A-220N of FIG. 2A). The preROP 242 unit can perform optimizations forcolor blending, organize pixel color data, and perform addresstranslations.

It will be appreciated that the core architecture described herein isillustrative and that variations and modifications are possible. Anynumber of processing units, e.g., graphics multiprocessor 234, textureunits 236, preROPs 242, etc., may be included within a processingcluster 214. Further, while only one processing cluster 214 is shown, aparallel processing unit as described herein may include any number ofinstances of the processing cluster 214. In one embodiment, eachprocessing cluster 214 can be configured to operate independently ofother processing clusters 214 using separate and distinct processingunits, L1 caches, etc.

FIG. 2D shows a graphics multiprocessor 234, according to oneembodiment. In such embodiment the graphics multiprocessor 234 coupleswith the pipeline manager 232 of the processing cluster 214. Thegraphics multiprocessor 234 has an execution pipeline including but notlimited to an instruction cache 252, an instruction unit 254, an addressmapping unit 256, a register file 258, one or more general-purposegraphics processing unit (GPGPU) cores 262, and one or more load/storeunits 266. The GPGPU cores 262 and load/store units 266 are coupled withcache memory 272 and shared memory 270 via a memory and cacheinterconnect 268.

In one embodiment, the instruction cache 252 receives a stream ofinstructions to execute from the pipeline manager 232. The instructionsare cached in the instruction cache 252 and dispatched for execution bythe instruction unit 254. The instruction unit 254 can dispatchinstructions as thread groups (e.g., warps), with each thread of thethread group assigned to a different execution unit within GPGPU core262. An instruction can access any of a local, shared, or global addressspace by specifying an address within a unified address space. Theaddress mapping unit 256 can be used to translate addresses in theunified address space into a distinct memory address that can beaccessed by the load/store units 266.

The register file 258 provides a set of registers for the functionalunits of the graphics multiprocessor 234. The register file 258 providestemporary storage for operands connected to the data paths of thefunctional units (e.g., GPGPU cores 262, load/store units 266) of thegraphics multiprocessor 234. In one embodiment, the register file 258 isdivided between each of the functional units such that each functionalunit is allocated a dedicated portion of the register file 258. In oneembodiment, the register file 258 is divided between the different warpsbeing executed by the graphics multiprocessor 234.

The GPGPU cores 262 can each include floating-point units (FPUs) and/orinteger arithmetic logic units (ALUs) that are used to executeinstructions of the graphics multiprocessor 234. The GPGPU cores 262 canbe similar in architecture or can differ in architecture, according toembodiments. For example and in one embodiment, a first portion of theGPGPU cores 262 include a single precision FPU and an integer ALU whilea second portion of the GPGPU cores include a double precision FPU. Inone embodiment the FPUs can implement the IEEE 754-2008 standard forfloating-point arithmetic or enable variable precision floating-pointarithmetic. The graphics multiprocessor 234 can additionally include oneor more fixed function or special function units to perform specificfunctions such as copy rectangle or pixel blending operations. In oneembodiment one or more of the GPGPU cores can also include fixed orspecial function logic

The memory and cache interconnect 268 is an interconnect network thatconnects each of the functional units of the graphics multiprocessor 234to the register file 258 and to the shared memory 270. In oneembodiment, the memory and cache interconnect 268 is a crossbarinterconnect that allows the load/store unit 266 to implement load andstore operations between the shared memory 270 and the register file258. The register file 258 can operate at the same frequency as theGPGPU cores 262, thus data transfer between the GPGPU cores 262 and theregister file 258 is very low latency. The shared memory 270 can be usedto enable communication between threads that execute on the functionalunits within the graphics multiprocessor 234. The cache memory 272 canbe used as a data cache for example, to cache texture data communicatedbetween the functional units and the texture unit 236.

FIG. 3A-3B illustrate additional graphics multiprocessors, according toembodiments. The illustrated graphics multiprocessors 325, 350 arevariants of the graphics multiprocessor 234 of FIG. 2C. The illustratedgraphics multiprocessors 325, 350 can be configured as a streamingmultiprocessor (SM) capable of simultaneous execution of a large numberof execution threads.

FIG. 3A shows a graphics multiprocessor 325 according to an additionalembodiment. The graphics multiprocessor 325 includes multiple additionalinstances of execution resource units relative to the graphicsmultiprocessor 234 of FIG. 2D. For example, the graphics multiprocessor325 can include multiple instances of the instruction unit 332A-332B,register file 334A-334B, and texture unit(s) 344A-344B. The graphicsmultiprocessor 325 also includes multiple sets of graphics or computeexecution units (e.g., GPGPU core 336A-336B, GPGPU core 337A-337B, GPGPUcore 338A-338B) and multiple sets of load/store units 340A-340B. In oneembodiment the execution resource units have a common instruction cache330, texture and/or data cache memory 342, and shared memory 346.

The various components can communicate via an interconnect fabric 327.In one embodiment the interconnect fabric 327 includes one or morecrossbar switches to enable communication between the various componentsof the graphics multiprocessor 325.

FIG. 3B shows a graphics multiprocessor 350 according to an additionalembodiment. The graphics processor includes multiple sets of executionresources 356A-356D, where each set of execution resource includesmultiple instruction units, register files, GPGPU cores, and load storeunits, as illustrated in FIG. 2D and FIG. 3A. The execution resources356A-356D can work in concert with texture unit(s) 360A-360D for textureoperations, while sharing an instruction cache 354, and shared memory362. In one embodiment the execution resources 356A-356D can share aninstruction cache 354 and shared memory 362, as well as multipleinstances of a texture and/or data cache memory 358A-358B. The variouscomponents can communicate via an interconnect fabric 352 similar to theinterconnect fabric 327 of FIG. 3A.

Persons skilled in the art will understand that the architecturedescribed in FIGS. 1, 2A-2D, and 3A-3B are descriptive and not limitingas to the scope of the present embodiments. Thus, the techniquesdescribed herein may be implemented on any properly configuredprocessing unit, including, without limitation, one or more mobileapplication processors, one or more desktop or server central processingunits (CPUs) including multi-core CPUs, one or more parallel processingunits, such as the parallel processing unit 202 of FIG. 2A, as well asone or more graphics processors or special purpose processing units,without departure from the scope of the embodiments described herein.

In some embodiments a parallel processor or GPGPU as described herein iscommunicatively coupled to host/processor cores to accelerate graphicsoperations, machine-learning operations, pattern analysis operations,and various general-purpose GPU (GPGPU) functions. The GPU may becommunicatively coupled to the host processor/cores over a bus or otherinterconnect (e.g., a high speed interconnect such as PCIe or NVLink).In other embodiments, the GPU may be integrated on the same package orchip as the cores and communicatively coupled to the cores over aninternal processor bus/interconnect (i.e., internal to the package orchip). Regardless of the manner in which the GPU is connected, theprocessor cores may allocate work to the GPU in the form of sequences ofcommands/instructions contained in a work descriptor. The GPU then usesdedicated circuitry/logic for efficiently processing thesecommands/instructions.

Techniques for GPU to Host Processor Interconnection

FIG. 4A illustrates an exemplary architecture in which a plurality ofGPUs 410-413 are communicatively coupled to a plurality of multi-coreprocessors 405-406 over high-speed links 440A-440D (e.g., buses,point-to-point interconnects, etc.). In one embodiment, the high-speedlinks 440A-440D support a communication throughput of 4 GB/s, 30 GB/s,80 GB/s or higher, depending on the implementation. Various interconnectprotocols may be used including, but not limited to, PCIe 4.0 or 5.0 andNVLink 2.0. However, the underlying principles of the invention are notlimited to any particular communication protocol or throughput.

In addition, in one embodiment, two or more of the GPUs 410-413 areinterconnected over high-speed links 442A-442B, which may be implementedusing the same or different protocols/links than those used forhigh-speed links 440A-440D. Similarly, two or more of the multi-coreprocessors 405-406 may be connected over high speed link 443 which maybe symmetric multi-processor (SMP) buses operating at 20 GB/s, 30 GB/s,120 GB/s or higher. Alternatively, all communication between the varioussystem components shown in FIG. 4A may be accomplished using the sameprotocols/links (e.g., over a common interconnection fabric). Asmentioned, however, the underlying principles of the invention are notlimited to any particular type of interconnect technology.

In one embodiment, each multi-core processor 405-406 is communicativelycoupled to a processor memory 401-402, via memory interconnects430A-430B, respectively, and each GPU 410-413 is communicatively coupledto GPU memory 420-423 over GPU memory interconnects 450A-450D,respectively. The memory interconnects 430A-430B and 450A-450D mayutilize the same or different memory access technologies. By way ofexample, and not limitation, the processor memories 401-402 and GPUmemories 420-423 may be volatile memories such as dynamic random accessmemories (DRAMs) (including stacked DRAMs), Graphics DDR SDRAM (GDDR)(e.g., GDDR5, GDDR6), or High Bandwidth Memory (HBM) and/or may benon-volatile memories such as 3D XPoint or Nano-Ram. In one embodiment,some portion of the memories may be volatile memory and another portionmay be non-volatile memory (e.g., using a two-level memory (2LM)hierarchy).

As described below, although the various processors 405-406 and GPUs410-413 may be physically coupled to a particular memory 401-402,420-423, respectively, a unified memory architecture may be implementedin which the same virtual system address space (also referred to as the“effective address” space) is distributed among all of the variousphysical memories. For example, processor memories 401-402 may eachcomprise 64 GB of the system memory address space and GPU memories420-423 may each comprise 32 GB of the system memory address space(resulting in a total of 256 GB addressable memory in this example).

FIG. 4B illustrates additional details for an interconnection between amulti-core processor 407 and a graphics acceleration module 446 inaccordance with one embodiment. The graphics acceleration module 446 mayinclude one or more GPU chips integrated on a line card which is coupledto the processor 407 via the high-speed link 440. Alternatively, thegraphics acceleration module 446 may be integrated on the same packageor chip as the processor 407.

The illustrated processor 407 includes a plurality of cores 460A-460D,each with a translation lookaside buffer 461A-461D and one or morecaches 462A-462D. The cores may include various other components forexecuting instructions and processing data which are not illustrated toavoid obscuring the underlying principles of the invention (e.g.,instruction fetch units, branch prediction units, decoders, executionunits, reorder buffers, etc.). The caches 462A-462D may comprise level 1(L1) and level 2 (L2) caches. In addition, one or more shared caches 456may be included in the caching hierarchy and shared by sets of the cores460A-460D. For example, one embodiment of the processor 407 includes 24cores, each with its own L1 cache, twelve shared L2 caches, and twelveshared L3 caches. In this embodiment, one of the L2 and L3 caches areshared by two adjacent cores. The processor 407 and the graphicsaccelerator integration module 446 connect with system memory 441, whichmay include processor memories 401-402.

Coherency is maintained for data and instructions stored in the variouscaches 462A-462D, 456 and system memory 441 via inter-core communicationover a coherence bus 464. For example, each cache may have cachecoherency logic/circuitry associated therewith to communicate to overthe coherence bus 464 in response to detected reads or writes toparticular cache lines. In one implementation, a cache snooping protocolis implemented over the coherence bus 464 to snoop cache accesses. Cachesnooping/coherency techniques are well understood by those of skill inthe art and will not be described in detail here to avoid obscuring theunderlying principles of the invention.

In one embodiment, a proxy circuit 425 communicatively couples thegraphics acceleration module 446 to the coherence bus 464, allowing thegraphics acceleration module 446 to participate in the cache coherenceprotocol as a peer of the cores. In particular, an interface 435provides connectivity to the proxy circuit 425 over high-speed link 440(e.g., a PCIe bus, NVLink, etc.) and an interface 437 connects thegraphics acceleration module 446 to the high-speed link 440.

In one implementation, an accelerator integration circuit 436 providescache management, memory access, context management, and interruptmanagement services on behalf of a plurality of graphics processingengines 431, 432, N of the graphics acceleration module 446. Thegraphics processing engines 431, 432, N may each comprise a separategraphics processing unit (GPU). Alternatively, the graphics processingengines 431, 432, N may comprise different types of graphics processingengines within a GPU such as graphics execution units, media processingengines (e.g., video encoders/decoders), samplers, and blit engines. Inother words, the graphics acceleration module may be a GPU with aplurality of graphics processing engines 431-432, N or the graphicsprocessing engines 431-432, N may be individual GPUs integrated on acommon package, line card, or chip.

In one embodiment, the accelerator integration circuit 436 includes amemory management unit (MMU) 439 for performing various memorymanagement functions such as virtual-to-physical memory translations(also referred to as effective-to-real memory translations) and memoryaccess protocols for accessing system memory 441. The MMU 439 may alsoinclude a translation lookaside buffer (TLB) (not shown) for caching thevirtual/effective to physical/real address translations. In oneimplementation, a cache 438 stores commands and data for efficientaccess by the graphics processing engines 431-432, N. In one embodiment,the data stored in cache 438 and graphics memories 433-434, M is keptcoherent with the core caches 462A-462D, 456 and system memory 411. Asmentioned, this may be accomplished via proxy circuit 425 which takespart in the cache coherency mechanism on behalf of cache 438 andmemories 433-434, M (e.g., sending updates to the cache 438 related tomodifications/accesses of cache lines on processor caches 462A-462D, 456and receiving updates from the cache 438).

A set of registers 445 store context data for threads executed by thegraphics processing engines 431-432, N and a context management circuit448 manages the thread contexts. For example, the context managementcircuit 448 may perform save and restore operations to save and restorecontexts of the various threads during contexts switches (e.g., where afirst thread is saved and a second thread is stored so that the secondthread can be execute by a graphics processing engine). For example, ona context switch, the context management circuit 448 may store currentregister values to a designated region in memory (e.g., identified by acontext pointer). It may then restore the register values when returningto the context. In one embodiment, an interrupt management circuit 447receives and processes interrupts received from system devices.

In one implementation, virtual/effective addresses from a graphicsprocessing engine 431 are translated to real/physical addresses insystem memory 411 by the MMU 439. One embodiment of the acceleratorintegration circuit 436 supports multiple (e.g., 4, 8, 16) graphicsaccelerator modules 446 and/or other accelerator devices. The graphicsaccelerator module 446 may be dedicated to a single application executedon the processor 407 or may be shared between multiple applications. Inone embodiment, a virtualized graphics execution environment ispresented in which the resources of the graphics processing engines431-432, N are shared with multiple applications or virtual machines(VMs). The resources may be subdivided into “slices” which are allocatedto different VMs and/or applications based on the processingrequirements and priorities associated with the VMs and/or applications.

Thus, the accelerator integration circuit acts as a bridge to the systemfor the graphics acceleration module 446 and provides addresstranslation and system memory cache services. In addition, theaccelerator integration circuit 436 may provide virtualizationfacilities for the host processor to manage virtualization of thegraphics processing engines, interrupts, and memory management.

Because hardware resources of the graphics processing engines 431-432, Nare mapped explicitly to the real address space seen by the hostprocessor 407, any host processor can address these resources directlyusing an effective address value. One function of the acceleratorintegration circuit 436, in one embodiment, is the physical separationof the graphics processing engines 431-432, N so that they appear to thesystem as independent units.

As mentioned, in the illustrated embodiment, one or more graphicsmemories 433-434, M are coupled to each of the graphics processingengines 431-432, N, respectively. The graphics memories 433-434, M storeinstructions and data being processed by each of the graphics processingengines 431-432, N. The graphics memories 433-434, M may be volatilememories such as DRAMs (including stacked DRAMs), GDDR memory (e.g.,GDDR5, GDDR6), or HBM, and/or may be non-volatile memories such as 3DXPoint or Nano-Ram.

In one embodiment, to reduce data traffic over the high-speed link 440,biasing techniques are used to ensure that the data stored in graphicsmemories 433-434, M is data which will be used most frequently by thegraphics processing engines 431-432, N and preferably not used by thecores 460A-460D (at least not frequently). Similarly, the biasingmechanism attempts to keep data needed by the cores (and preferably notthe graphics processing engines 431-432, N) within the caches 462A-462D,456 of the cores and system memory 411.

FIG. 4C illustrates another embodiment in which the acceleratorintegration circuit 436 is integrated within the processor 407. In thisembodiment, the graphics processing engines 431-432, N communicatedirectly over the high-speed link 440 to the accelerator integrationcircuit 436 via interface 437 and interface 435 (which, again, may beutilize any form of bus or interface protocol). The acceleratorintegration circuit 436 may perform the same operations as thosedescribed with respect to FIG. 4B, but potentially at a higherthroughput given its close proximity to the coherency bus 464 and caches462A-462D, 456.

One embodiment supports different programming models including adedicated-process programming model (no graphics acceleration modulevirtualization) and shared programming models (with virtualization). Thelatter may include programming models which are controlled by theaccelerator integration circuit 436 and programming models which arecontrolled by the graphics acceleration module 446.

In one embodiment of the dedicated process model, graphics processingengines 431-432, N are dedicated to a single application or processunder a single operating system. The single application can funnel otherapplication requests to the graphics engines 431-432, N, providingvirtualization within a VM/partition.

In the dedicated-process programming models, the graphics processingengines 431-432, N, may be shared by multiple VM/application partitions.The shared models require a system hypervisor to virtualize the graphicsprocessing engines 431-432, N to allow access by each operating system.For single-partition systems without a hypervisor, the graphicsprocessing engines 431-432, N are owned by the operating system. In bothcases, the operating system can virtualize the graphics processingengines 431-432, N to provide access to each process or application.

For the shared programming model, the graphics acceleration module 446or an individual graphics processing engine 431-432, N selects a processelement using a process handle. In one embodiment, process elements arestored in system memory 411 and are addressable using the effectiveaddress to real address translation techniques described herein. Theprocess handle may be an implementation-specific value provided to thehost process when registering its context with the graphics processingengine 431-432, N (that is, calling system software to add the processelement to the process element linked list). The lower 16-bits of theprocess handle may be the offset of the process element within theprocess element linked list.

FIG. 4D illustrates an exemplary accelerator integration slice 490. Asused herein, a “slice” comprises a specified portion of the processingresources of the accelerator integration circuit 436. Applicationeffective address space 482 within system memory 411 stores processelements 483. In one embodiment, the process elements 483 are stored inresponse to GPU invocations 481 from applications 480 executed on theprocessor 407. A process element 483 contains the process state for thecorresponding application 480. A work descriptor (WD) 484 contained inthe process element 483 can be a single job requested by an applicationor may contain a pointer to a queue of jobs. In the latter case, the WD484 is a pointer to the job request queue in the application's addressspace 482.

The graphics acceleration module 446 and/or the individual graphicsprocessing engines 431-432, N can be shared by all or a subset of theprocesses in the system. Embodiments of the invention include aninfrastructure for setting up the process state and sending a WD 484 toa graphics acceleration module 446 to start a job in a virtualizedenvironment.

In one implementation, the dedicated-process programming model isimplementation-specific. In this model, a single process owns thegraphics acceleration module 446 or an individual graphics processingengine 431. Because the graphics acceleration module 446 is owned by asingle process, the hypervisor initializes the accelerator integrationcircuit 436 for the owning partition and the operating systeminitializes the accelerator integration circuit 436 for the owningprocess at the time when the graphics acceleration module 446 isassigned.

In operation, a WD fetch unit 491 in the accelerator integration slice490 fetches the next WD 484 which includes an indication of the work tobe done by one of the graphics processing engines of the graphicsacceleration module 446. Data from the WD 484 may be stored in registers445 and used by the MMU 439, interrupt management circuit 447 and/orcontext management circuit 448 as illustrated. For example, oneembodiment of the MMU 439 includes segment/page walk circuitry foraccessing segment/page tables 486 within the OS virtual address space485. The interrupt management circuit 447 may process interrupt events492 received from the graphics acceleration module 446. When performinggraphics operations, an effective address 493 generated by a graphicsprocessing engine 431-432, N is translated to a real address by the MMU439.

In one embodiment, the same set of registers 445 are duplicated for eachgraphics processing engine 431-432, N and/or graphics accelerationmodule 446 and may be initialized by the hypervisor or operating system.Each of these duplicated registers may be included in an acceleratorintegration slice 490. Exemplary registers that may be initialized bythe hypervisor are shown in Table 1.

TABLE 1 Hypervisor Initialized Registers 1 Slice Control Register 2 RealAddress (RA) Scheduled Processes Area Pointer 3 Authority Mask OverrideRegister 4 Interrupt Vector Table Entry Offset 5 Interrupt Vector TableEntry Limit 6 State Register 7 Logical Partition ID 8 Real address (RA)Hypervisor Accelerator Utilization Record Pointer 9 Storage DescriptionRegister

Exemplary registers that may be initialized by the operating system areshown in Table 2.

TABLE 2 Operating System Initialized Registers 1 Process and ThreadIdentification 2 Effective Address (EA) Context Save/Restore Pointer 3Virtual Address (VA) Accelerator Utilization Record Pointer 4 VirtualAddress (VA) Storage Segment Table Pointer 5 Authority Mask 6 Workdescriptor

In one embodiment, each WD 484 is specific to a particular graphicsacceleration module 446 and/or graphics processing engine 431-432, N. Itcontains all the information a graphics processing engine 431-432, Nrequires to do its work or it can be a pointer to a memory locationwhere the application has set up a command queue of work to becompleted.

FIG. 4E illustrates additional details for one embodiment of a sharedmodel. This embodiment includes a hypervisor real address space 498 inwhich a process element list 499 is stored. The hypervisor real addressspace 498 is accessible via a hypervisor 496 which virtualizes thegraphics acceleration module engines for the operating system 495.

The shared programming models allow for all or a subset of processesfrom all or a subset of partitions in the system to use a graphicsacceleration module 446. There are two programming models where thegraphics acceleration module 446 is shared by multiple processes andpartitions: time-sliced shared and graphics directed shared.

In this model, the system hypervisor 496 owns the graphics accelerationmodule 446 and makes its function available to all operating systems495. For a graphics acceleration module 446 to support virtualization bythe system hypervisor 496, the graphics acceleration module 446 mayadhere to the following requirements: 1) An application's job requestmust be autonomous (that is, the state does not need to be maintainedbetween jobs), or the graphics acceleration module 446 must provide acontext save and restore mechanism. 2) An application's job request isguaranteed by the graphics acceleration module 446 to complete in aspecified amount of time, including any translation faults, or thegraphics acceleration module 446 provides the ability to preempt theprocessing of the job. 3) The graphics acceleration module 446 must beguaranteed fairness between processes when operating in the directedshared programming model.

In one embodiment, for the shared model, the application 480 is requiredto make an operating system 495 system call with a graphics accelerationmodule 446 type, a work descriptor (WD), an authority mask register(AMR) value, and a context save/restore area pointer (CSRP). Thegraphics acceleration module 446 type describes the targetedacceleration function for the system call. The graphics accelerationmodule 446 type may be a system-specific value. The WD is formattedspecifically for the graphics acceleration module 446 and can be in theform of a graphics acceleration module 446 command, an effective addresspointer to a user-defined structure, an effective address pointer to aqueue of commands, or any other data structure to describe the work tobe done by the graphics acceleration module 446. In one embodiment, theAMR value is the AMR state to use for the current process. The valuepassed to the operating system is similar to an application setting theAMR. If the accelerator integration circuit 436 and graphicsacceleration module 446 implementations do not support a User AuthorityMask Override Register (UAMOR), the operating system may apply thecurrent UAMOR value to the AMR value before passing the AMR in thehypervisor call. The hypervisor 496 may optionally apply the currentAuthority Mask Override Register (AMOR) value before placing the AMRinto the process element 483. In one embodiment, the CSRP is one of theregisters 445 containing the effective address of an area in theapplication's address space 482 for the graphics acceleration module 446to save and restore the context state. This pointer is optional if nostate is required to be saved between jobs or when a job is preempted.The context save/restore area may be pinned system memory.

Upon receiving the system call, the operating system 495 may verify thatthe application 480 has registered and been given the authority to usethe graphics acceleration module 446. The operating system 495 thencalls the hypervisor 496 with the information shown in Table 3.

TABLE 3 Hypervisor Call Parameters 1 A work descriptor (WD) 2 AnAuthority Mask Register (AMR) value (potentially masked). 3 An effectiveaddress (EA) Context Save/Restore Area Pointer (CSRP) 4 A process ID(PID) and optional thread ID (TID) 5 A virtual address (VA) acceleratorutilization record pointer (AURP) 6 The virtual address of the storagesegment table pointer (SSTP) 7 A logical interrupt service number (LISN)

Upon receiving the hypervisor call, the hypervisor 496 verifies that theoperating system 495 has registered and been given the authority to usethe graphics acceleration module 446. The hypervisor 496 then puts theprocess element 483 into the process element linked list for thecorresponding graphics acceleration module 446 type. The process elementmay include the information shown in Table 4.

TABLE 4 Process Element Information 1 A work descriptor (WD) 2 AnAuthority Mask Register (AMR) value (potentially masked). 3 An effectiveaddress (EA) Context Save/Restore Area Pointer (CSRP) 4 A process ID(PID) and optional thread ID (TID) 5 A virtual address (VA) acceleratorutilization record pointer (AURP) 6 The virtual address of the storagesegment table pointer (SSTP) 7 A logical interrupt service number (LISN)8 Interrupt vector table, derived from the hypervisor call parameters. 9A state register (SR) value 10 A logical partition ID (LPID) 11 A realaddress (RA) hypervisor accelerator utilization record pointer 12 TheStorage Descriptor Register (SDR)

In one embodiment, the hypervisor initializes a plurality of acceleratorintegration slice 490 registers 445.

As illustrated in FIG. 4F, one embodiment of the invention employs aunified memory addressable via a common virtual memory address spaceused to access the physical processor memories 401-402 and GPU memories420-423. In this implementation, operations executed on the GPUs 410-413utilize the same virtual/effective memory address space to access theprocessors memories 401-402 and vice versa, thereby simplifyingprogrammability. In one embodiment, a first portion of thevirtual/effective address space is allocated to the processor memory401, a second portion to the second processor memory 402, a thirdportion to the GPU memory 420, and so on. The entire virtual/effectivememory space (sometimes referred to as the effective address space) isthereby distributed across each of the processor memories 401-402 andGPU memories 420-423, allowing any processor or GPU to access anyphysical memory with a virtual address mapped to that memory.

In one embodiment, bias/coherence management circuitry 494A-494E withinone or more of the MMUs 439A-439E ensures cache coherence between thecaches of the host processors (e.g., 405) and the GPUs 410-413 andimplements biasing techniques indicating the physical memories in whichcertain types of data should be stored. While multiple instances ofbias/coherence management circuitry 494A-494E are illustrated in FIG.4F, the bias/coherence circuitry may be implemented within the MMU ofone or more host processors 405 and/or within the acceleratorintegration circuit 436.

One embodiment allows GPU-attached memory 420-423 to be mapped as partof system memory, and accessed using shared virtual memory (SVM)technology, but without suffering the typical performance drawbacksassociated with full system cache coherence. The ability to GPU-attachedmemory 420-423 to be accessed as system memory without onerous cachecoherence overhead provides a beneficial operating environment for GPUoffload. This arrangement allows the host processor 405 software tosetup operands and access computation results, without the overhead oftradition I/O DMA data copies. Such traditional copies involve drivercalls, interrupts and memory mapped I/O (MMIO) accesses that are allinefficient relative to simple memory accesses. At the same time, theability to access GPU attached memory 420-423 without cache coherenceoverheads can be critical to the execution time of an offloadedcomputation. In cases with substantial streaming write memory traffic,for example, cache coherence overhead can significantly reduce theeffective write bandwidth seen by a GPU 410-413. The efficiency ofoperand setup, the efficiency of results access, and the efficiency ofGPU computation all play a role in determining the effectiveness of GPUoffload.

In one implementation, the selection of between GPU bias and hostprocessor bias is driven by a bias tracker data structure. A bias tablemay be used, for example, which may be a page-granular structure (i.e.,controlled at the granularity of a memory page) that includes 1 or 2bits per GPU-attached memory page. The bias table may be implemented ina stolen memory range of one or more GPU-attached memories 420-423, withor without a bias cache in the GPU 410-413 (e.g., to cachefrequently/recently used entries of the bias table). Alternatively, theentire bias table may be maintained within the GPU.

In one implementation, the bias table entry associated with each accessto the GPU-attached memory 420-423 is accessed prior the actual accessto the GPU memory, causing the following operations. First, localrequests from the GPU 410-413 that find their page in GPU bias areforwarded directly to a corresponding GPU memory 420-423. Local requestsfrom the GPU that find their page in host bias are forwarded to theprocessor 405 (e.g., over a high-speed link as discussed above). In oneembodiment, requests from the processor 405 that find the requested pagein host processor bias complete the request like a normal memory read.Alternatively, requests directed to a GPU-biased page may be forwardedto the GPU 410-413. The GPU may then transition the page to a hostprocessor bias if it is not currently using the page.

The bias state of a page can be changed either by a software-basedmechanism, a hardware-assisted software-based mechanism, or, for alimited set of cases, a purely hardware-based mechanism.

One mechanism for changing the bias state employs an API call (e.g.OpenCL), which, in turn, calls the GPU's device driver which, in turn,sends a message (or enqueues a command descriptor) to the GPU directingit to change the bias state and, for some transitions, perform a cacheflushing operation in the host. The cache flushing operation is requiredfor a transition from host processor 405 bias to GPU bias, but is notrequired for the opposite transition.

In one embodiment, cache coherency is maintained by temporarilyrendering GPU-biased pages uncacheable by the host processor 405. Toaccess these pages, the processor 405 may request access from the GPU410 which may or may not grant access right away, depending on theimplementation. Thus, to reduce communication between the processor 405and GPU 410 it is beneficial to ensure that GPU-biased pages are thosewhich are required by the GPU but not the host processor 405 and viceversa.

Graphics Processing Pipeline

FIG. 5 illustrates a graphics processing pipeline 500, according to anembodiment. In one embodiment a graphics processor can implement theillustrated graphics processing pipeline 500. The graphics processor canbe included within the parallel processing subsystems as describedherein, such as the parallel processor 200 of FIG. 2A, which, in oneembodiment, is a variant of the parallel processor(s) 112 of FIG. 1. Thevarious parallel processing systems can implement the graphicsprocessing pipeline 500 via one or more instances of the parallelprocessing unit (e.g., parallel processing unit 202 of FIG. 2A) asdescribed herein. For example, a shader unit (e.g., graphicsmultiprocessor 234 of FIG. 2C) may be configured to perform thefunctions of one or more of a vertex processing unit 504, a tessellationcontrol processing unit 508, a tessellation evaluation processing unit512, a geometry processing unit 516, and a fragment/pixel processingunit 524. The functions of data assembler 502, primitive assemblers 506,514, 518, tessellation unit 510, rasterizer 522, and raster operationsunit 526 may also be performed by other processing engines within aprocessing cluster (e.g., processing cluster 214 of FIG. 2A) and acorresponding partition unit (e.g., partition unit 220A-220N of FIG.2A). The graphics processing pipeline 500 may also be implemented usingdedicated processing units for one or more functions. In one embodiment,one or more portions of the graphics processing pipeline 500 can beperformed by parallel processing logic within a general-purposeprocessor (e.g., CPU). In one embodiment, one or more portions of thegraphics processing pipeline 500 can access on-chip memory (e.g.,parallel processor memory 222 as in FIG. 2A) via a memory interface 528,which may be an instance of the memory interface 218 of FIG. 2A.

In one embodiment the data assembler 502 is a processing unit thatcollects vertex data for surfaces and primitives. The data assembler 502then outputs the vertex data, including the vertex attributes, to thevertex processing unit 504. The vertex processing unit 504 is aprogrammable execution unit that executes vertex shader programs,lighting and transforming vertex data as specified by the vertex shaderprograms. The vertex processing unit 504 reads data that is stored incache, local or system memory for use in processing the vertex data andmay be programmed to transform the vertex data from an object-basedcoordinate representation to a world space coordinate space or anormalized device coordinate space.

A first instance of a primitive assembler 506 receives vertex attributesfrom the vertex processing unit 504. The primitive assembler 506readings stored vertex attributes as needed and constructs graphicsprimitives for processing by tessellation control processing unit 508.The graphics primitives include triangles, line segments, points,patches, and so forth, as supported by various graphics processingapplication programming interfaces (APIs).

The tessellation control processing unit 508 treats the input verticesas control points for a geometric patch. The control points aretransformed from an input representation from the patch (e.g., thepatch's bases) to a representation that is suitable for use in surfaceevaluation by the tessellation evaluation processing unit 512. Thetessellation control processing unit 508 can also compute tessellationfactors for edges of geometric patches. A tessellation factor applies toa single edge and quantifies a view-dependent level of detail associatedwith the edge. A tessellation unit 510 is configured to receive thetessellation factors for edges of a patch and to tessellate the patchinto multiple geometric primitives such as line, triangle, orquadrilateral primitives, which are transmitted to a tessellationevaluation processing unit 512. The tessellation evaluation processingunit 512 operates on parameterized coordinates of the subdivided patchto generate a surface representation and vertex attributes for eachvertex associated with the geometric primitives.

A second instance of a primitive assembler 514 receives vertexattributes from the tessellation evaluation processing unit 512, readingstored vertex attributes as needed, and constructs graphics primitivesfor processing by the geometry processing unit 516. The geometryprocessing unit 516 is a programmable execution unit that executesgeometry shader programs to transform graphics primitives received fromprimitive assembler 514 as specified by the geometry shader programs. Inone embodiment the geometry processing unit 516 is programmed tosubdivide the graphics primitives into one or more new graphicsprimitives and calculate parameters used to rasterize the new graphicsprimitives.

In some embodiments the geometry processing unit 516 can add or deleteelements in the geometry stream. The geometry processing unit 516outputs the parameters and vertices specifying new graphics primitivesto primitive assembler 518. The primitive assembler 518 receives theparameters and vertices from the geometry processing unit 516 andconstructs graphics primitives for processing by a viewport scale, cull,and clip unit 520. The geometry processing unit 516 reads data that isstored in parallel processor memory or system memory for use inprocessing the geometry data. The viewport scale, cull, and clip unit520 performs clipping, culling, and viewport scaling and outputsprocessed graphics primitives to a rasterizer 522.

The rasterizer 522 can perform depth culling and other depth-basedoptimizations. The rasterizer 522 also performs scan conversion on thenew graphics primitives to generate fragments and output those fragmentsand associated coverage data to the fragment/pixel processing unit 524.The fragment/pixel processing unit 524 is a programmable execution unitthat is configured to execute fragment shader programs or pixel shaderprograms. The fragment/pixel processing unit 524 transforming fragmentsor pixels received from rasterizer 522, as specified by the fragment orpixel shader programs. For example, the fragment/pixel processing unit524 may be programmed to perform operations included but not limited totexture mapping, shading, blending, texture correction and perspectivecorrection to produce shaded fragments or pixels that are output to araster operations unit 526. The fragment/pixel processing unit 524 canread data that is stored in either the parallel processor memory or thesystem memory for use when processing the fragment data. Fragment orpixel shader programs may be configured to shade at sample, pixel, tile,or other granularities depending on the sampling rate configured for theprocessing units.

The raster operations unit 526 is a processing unit that performs rasteroperations including, but not limited to stencil, z test, blending, andthe like, and outputs pixel data as processed graphics data to be storedin graphics memory (e.g., parallel processor memory 222 as in FIG. 2A,and/or system memory 104 as in FIG. 1), to be displayed on the one ormore display device(s) 110 or for further processing by one of the oneor more processor(s) 102 or parallel processor(s) 112. In someembodiments the raster operations unit 526 is configured to compress zor color data that is written to memory and decompress z or color datathat is read from memory.

Additional Exemplary GPGPU Multiprocessor and Shared Resources

FIG. 6 is a block diagram of a GPGPU 600, according to an embodiment.The GPGPU 600 includes compression/decompression unit 628, whichaccording to various embodiments, can compress or decompress varioustypes and formats of data at various points along the graphics processorrendering pipeline. The GPGPU 600 includes one or more graphicsmultiprocessor clusters 610A-610B that may be configured to performcomputations to enable various graphics processing operations. While twographics multiprocessor clusters 610A-610B are illustrated, embodimentsare not so limited, as a variable number of processing clusters may beincluded.

Each of the graphics multiprocessor clusters 610A-610B includes graphicsprocessing and computational logic, such as the logic illustrated inFIG. 2C. In one embodiment the graphics multiprocessor clusters610A-610B share a set of shared resources 620. The GPGPU 600additionally includes an L3 cache 630 which can cache memorytransactions between caches within the shared resources 620 and a lastlevel cache or system memory. The L3 cache 630 connects with the sharedresources 620 via a memory bus 629. In one embodiment the memory bus 629is a fabric interconnect that couples the L3 cache 630 with the sharedresources 620 and the graphics multiprocessor clusters 610A-610B.

In one embodiment the shared resources 620 include a rasterizer 621, asampler 622, a cache controller 623, a render cache 624, andcompression/decompression unit 628. The rasterizer 621 analyzes datarepresenting a geometric object to be rendered by traversing, orwalking, a primitive and generating pixel data for each pixel that ispart of a geometric primitive to be rendered. The GPGPU 600 can alsoinclude a more advanced and/or configurable rasterizer or mayadditionally include ray tracing acceleration logic to accelerate raytracing or hybrid rasterization. In one embodiment the rasterizer 621 isa tile-based rasterizer, in which pixels are rendered on the granularityof an image space grid of pixels. Tile-based rasterization can beperformed on data stored in tile caches to reduce the number of off-chipmemory accesses. The rasterizer 621 can be a variant of the rasterizer522 of FIG. 5.

The sampler 622 provides texture sampling for 3D operations and mediasampling for media operations. The sampler 622 can access render targetdata stored in the render cache 624, for example, when dynamicallyrendered textures are in use, or when the graphics processor otherwisehas an operational need to sample data from a render target.

The render cache 624 stores render target data to be displayed viadisplay engine or to be used to render subsequent images for display.Data generated by the graphics multiprocessor clusters 610A-610B can bewritten to the render cache 624, where such data may be readily accessedby other graphics processor components, such as the display engine orthe sampler 622. Memory within the render cache is divided into cachelines. The size of the cache lines can vary among embodiments. Oneembodiment provides for 68-byte cache lines, while another embodimentprovides for 64-byte cache lines. In one embodiment the render cache 624can be configured as a multisample render cache and can store multiplesamples of color data per-pixel.

In one embodiment the render cache 624 is controlled by a cachecontroller 623. The cache controller 623 manages cache line allocationfor data to be stored in the render cache 624 and maintains statusinformation for the cache lines of the render cache 624. Componentswithin the graphics processor core can query the cache controller 623 todetermine if data for a particular pixel or group of pixels is stored inthe render cache 624 to determine which cache lines store such data. Inone embodiment the cache controller 623 is also involved in maintainingcache coherence between the render cache 624 and other caches in thegraphics processor. In one embodiment the render cache 624 is fullyassociative (e.g., m-way set associative).

A compression boundary for compressed data can be configured such thatdata is compressed or decompressed before transiting a specific boundaryin the memory hierarchy. For example, data can be stored in a rendercache 624 in a compressed format or can be decompressed before beingwritten to the render cache 624. In one embodiment a compressionoperation can be performed by the compression/decompression unit 628 tocompress the data that is evicted from the render cache 624 before thedata is written to the L3 cache 630 and/or system memory via the memorybus 629. Whether data is stored in a compressed or uncompressed formatat a given location in memory may be determined based on whethergraphics processor components that will consume the data from a givenmemory unit support reading data in a compressed format.

In one embodiment, tile-based compression is used, in which pixel datafor an N×M tile is pixels is stored in cache or in memory in acompressed state. Various tile sizes may be used, including but notlimited to an 8×4 tile or a 4×4 tile of pixels. Accompanying compresseddata is compression metadata which maintains a compression status for agiven cache line or tile. The compression metadata can include one ormore bits per tile, cache line, cache block, etc., to indicate statussuch as compressed or uncompressed, or to indicate the form ofcompression that is in use. In many lossless compressionimplementations, if the input data cannot be compressed to the desiredcompression ratio without data loss, the data may be output or stored inan uncompressed state.

Many different compression techniques can be applied to data generatedby the GPU, such as color data, depth (e.g., Z) data, or other bufferswritten or otherwise output via the GPU. In addition to GPU generateddata, the GPU consumes some static data during the rendering operations.This static data is read-only data from the GPU perspective andincludes, but is not limited to static texture buffers, vertex buffers,constant buffers, uniform buffers, or other static or constant inputbuffers to the GPU. The static read-only data may also be constant dataused by a compute shader or other general-purpose parallel computationlogic within the GPU. Memory surfaces containing such data can becompressed once and used in multiple frames or multiple shader instancesif the data can be compressed without data loss. Metadata can beassociated with the compressed data to indicate a compression status(e.g., compressed or uncompressed) for the data. When a static (e.g.,read only) resource is bound to a GPU pipeline, the correspondingmeta-data is also bound. In one embodiment the metadata binding isperformed via a bindless resource scheme. In one embodiment the metadatacan be bound via legacy resource binding. Compression and decompressionof the data can be performed on the fly and in real time, reducing thememory bandwidth required to load and store static or read-only datastreams.

Multisample Anti-Aliasing on a GPGPU

The pixel output from the rendering of geometric primitives may resultin distortion artifacts known as aliasing. Aliasing can result whenevera high-resolution image is represented at a lower resolution.Anti-aliasing removes signal components that have a higher frequencythan can properly be resolved via the rendered samples. In the specificcase of triangle rasterization, aliasing can result is jagged edges inrendered images. Anti-aliasing improves the appearance of rendered edgesby smoothing the rendered results. The specific case of multisamplinganti-aliasing, multiple locations are sampled for every pixel. Eachsample represents a potential output color for the pixels. If a triangleto be rasterized covers multiple sample locations within a pixel, ashading computation is performed for the samples and the results armcombined to generate an output color for the pixel.

FIG. 7 illustrates an exemplary memory layout for a multisample rendertarget. A multisample render target can store multiple samples outputfor each pixel. In some existing multisample render targetimplementations, pixels can be represented in a planar format, in whicheach set of samples is stored in a separate memory plane. FIG. 7illustrates 4×MSAA in which four samples are used per pixel. A 3×3 pixeltile 702 of nine pixels (A-I) is represented.

While a 3×3 pixel tile 702 of nine pixels is illustrated, the pixel tile702 may include any number of pixels. For example and in one embodimentthe pixel tile 702 may be an 8×4 pixel tile including 32 pixels. Eachset of samples for the tile can be stored in a separate plane (e.g.,planes 704A-704D). In one embodiment the number of plane that areallocated is determined by the number of distinct colors associated withthe various samples. For example, if the four samples have fourdifferent color values, four color plane are used. If a single value ispresent for all samples, only a single value is stored in a singleplane. Before a final image is output, an MSAA resolve operation isperformed on the tile in which the color values for each sample of apixel are combined. If only a single value is stored for a pixel, theresolve operation uses the single value. In one embodiment, if multipledifferent color values are stored for differing samples for a pixel, thecolor values may be averaged.

As illustrated in FIG. 7, conventional MSAA techniques store themultiple samples for a pixel in multiple memory planes, where each planeis configured and regarded as a block of contiguous memory. Someimplementations of conventional MSAA pre-allocate all required planesfor a block of pixels and stores the required sample color data asnecessary. This technique requires the MSAA module to expend resourcesscanning the block of pixels to determine the number of planes that areto be allocated, which can be expensive in terms of time and systemresources. Embodiments described herein perform MSAA plane allocationwithout requiring pre-review of the planes to be allocated. Instead,planes are allocated in a progressive manner, with additional memoryplanes allocated only when needed.

FIG. 8 illustrates MSAA compression, according to an embodiment.Multiple MSAA planes are used for storing color data samples, where eachplane is configured and regarded as a block of contiguous memory.Instead of performing a full allocation of the maximum number of planesthat may be needed (e.g., four planes for 4×MSAA, eight planes for8×MSAA, etc.) only the necessary number of planes are allocated.Allocating only the necessary number of planes can reduce the overallsize of a multisample render target by avoid allocating memory that isnot necessary to store all information for the render target. Less thanthe full number of planes can be allocated because, for a given pixel,it is possible that all samples of the pixel have the same color.

In one embodiment, samples color values are stored in a decoupledmanner, such that instead of allocating N memory planes for N×MSAA, thesample values for each pixel are mapped to a sample storing theappropriate color data. A 3×2 block of pixels is illustrated in whichthe six pixels 801A-801F are intersected by two edges (e.g., edge 802,edge 804). The edges are associated with geometric primitives that coverthe illustrated sample points (X) for each pixel 801A-801F. For theillustrated pixels 801A-801F, edge 802 and edge 804 delimit threegeometric objects having three colors 806A-806C. The specific colorvalues are not material. The key concept is that the illustrated edgescreate a scenario in which samples of the pixels 801A-801F can beassociated with one of three colors 806A-806C. As three colors areassociated with the block of pixels, only three planes are necessary tostore color data for the four samples per pixel.

The coverage for the sample can be used to determine the color isassociated with the sample. If a pixel is completely inside a trianglebeing rendered, then all color samples within the pixel will have thesame color. Instead of storing duplicate color values for each pixel amultisample control surface 808 can be allocated to store a set of indexvalues that map the samples for the block of pixels to the plane storingthe associated color value. For example, pixel 801A is entirely withinedge 802. Accordingly, all samples of pixel 801A have color 806A. Thisdetail is also true for pixel 801E-801F. Because pixels 801A, 801E, and801F only store a single color, only a single plane is needed.Accordingly, the multisample control surface 808 can indicate that eachof sample 0-3 of pixels 801A, 801E, and 801F are stored in plane 0.Plane 0 can then be used to store color 806A.

However, Pixel 801B-801D are intersected by at least one of edge 802 oredge 804. Edge 802 intersects pixel 801B, pixel 801C, and pixel 801D,while edge 804 intersects pixel 801C. Due to this intersection, threesamples of pixel 801B have color 806A, while one sample of pixel 801Bhas color 806B. Specifically, numbering the samples from left to right,samples 0-2 have color 806A and sample 3 has color 806B. Accordingly,the multisample control surface 808 can indicate that pixel 801B hassample data stored in plane 0 for samples 0-2, while sample data forsample 3 is stored in plane 1 (01b). Pixel 801C has samples 0-1 withcolor 806B and samples 2-3 with color 806C. Color 806B can be stored inplane 1, while color 806C can be stored in plane 2 (0b10), as indicatedby the multisample control surface 808. Pixel 801D has samples 0-1having color 806A and samples 2-3 having color 806C. Accordingly, sampledata for pixel 801D, as indicated by the multisample control surface808, can store sample data in plane 0 (0b00) for sample 0-1 and plane 2(0b10) for samples 2-3. Using this technique, memory bandwidthrequirements for MSAA can be significantly reduced.

FIG. 9 is an illustration of fragment/pixel processing unit, accordingto an embodiment. The fragment/pixel processing unit 524, also shown inFIG. 5, includes a set of input registers 902 that receive input datafrom the rasterizer 522 of FIG. 5. The input data includes fragment andcoverage data that represents a rasterized portion of a primitive. Thefragment data can be associated with a specific sample location within apixel. The fragment data can include details such as a window spacelocation of the fragment, clipping data associated with the fragment,multisample coverage masks when MSAA is enabled, and any other data thatcan be used to generate output color data for a pixel or sampleassociated with the fragment. The input data can be read from the inputregisters 902 by pixel shader logic 904.

The pixel shader logic 904 can perform various mathematical operationsto map or blend texture and color data onto the input fragments. Basedon the input data, the fragment can be shaded or can be discarded. Thepixel shader logic 904 can communicate with a data crossbar 240 toaccess memory or other components of the graphics processing logic. Thepixel shader logic 904 can use compute units within the GPU to performthe shading operations. Threads on the compute units are used to executeshading code that defines the pixel shader logic 904. Groups of threadscan be dispatched to the compute units to perform numerous shadingoperations in parallel. The pixel shader logic 904 can write resultsfrom the shading operations to output registers 908. In variousconfigurations, threads can be dispatched from the shader logic 904 on aper-pixel or a per-sample basis, where a pixel shader thread is executedonce for each pixel or once for each sample within a pixel. Forper-sample dispatch, an output mask 906 can be used to specify thesamples for which the output is to be associated. The data in the outputregisters 908 can then be transmitted to a render cache, then evicted tothe render target in memory. While FIG. 9 illustrates pixel shader logic904, the fragment/pixel processing unit 524 of FIG. 5 can also beconfigured to perform other shading operations. In one embodiment thefragment/pixel processing unit 524 is part of a unified shaderarchitecture and can be used to perform computations for vertex shadersand compute shaders as well as pixel or fragment shader programs.

Progressive Multisample Anti-Aliasing (MSAA)

FIG. 10 illustrates progressive MSAA plane allocation, according to anembodiment. In conventional MSAA techniques, when performing MSAA datacompression an initial calculation is performed to determine the numberof planes that are to be allocated for the render target. The necessaryplanes are then allocated to enable access merges across multiplepixels. However, such techniques are required to pre-determine theplanes to be allocated, which may be an inefficient operation andconsumes unnecessary system resources. Embodiment described herein canperform MSAA plane allocation without expensing computational time andsystem resources to review the planes to be allocated. This techniquereduces the required amount of logic gates required to implement MSAAplane allocation and has a lower power consumption relative to previoustechniques.

As illustrated, a pixel MSAA plane allocator 1010 is configured toperform per-pixel memory plane allocation for multiple pixels inparallel. Sample data 1004 (e.g., 1004A-1004D) determined by pixelshader logic can be processed by MSAA compression logic within MSAAcompression modules 1006A-1006D to reduce the amount of data required tobe transmitted to a multisample render target. The MSAA compressionmodules 1006A-1006D are configured to choose the lowest order planeavailable to store the sample data. The lowest order plane is the lowestplane number that is referenced by the samples for a pixel. For example,if sample data 1004A for pixel 0 references plane 0 [P0] and plane 1[P1], MSAA compression module 1006A will select plane 0 [P0] forallocation for the pixel input for pixel 0. If sample data 1004B forpixel 1 references plane 1 [P1] and plane 2 [P2], then MSAA compressionmodule 1006B will select plane 1 [P1] for allocation. If sample data1004C for pixel 2 references plane 1 [P1] and plane 3 [P3], then MSAAcompression module 1006C will select plane 1 [P1] for allocation. Ifsample data 1004D for pixel 3 references plane 2 [P2] and plane 3 [P3],then MSAA compression module 1006D will select plane 2 [P2] forallocation. The selected lowest order planes define the pixel inputs1008 that are supplied as pixel data 1008 to pixel MSAA plane allocator1010.

Instead of allocating all planes in an initial pass, the pixel MSAAplane allocator 1010 performs allocation in a progressive manner. Planesfor each pixel are allocated from lowest order to highest order and anallocation merge can be performed for multiple pixels that requireallocation for the same plane. The plane to pixel mapping 1014illustrates the planes allocated for pixel data 1008 that is handled bythe pixel MSAA plane allocator 1010. For a first cycle, pixel 0allocates space for plane 0 [P0]. During a second cycle, an allocationmerge can be performed to allocate plane 1 [P1] for both pixel 1 andpixel 2. During a third cycle, plane 2 [P2] is allocated for pixel 3. Asshown in the pixel mapping 1014, pixel 1 and pixel 2 reference plane 1[P1]. Accordingly, the allocation for pixel 1 and pixel 2 can beperformed during the same cycle, reducing the amount of time required toperform plane allocations for the pixel. If, for example, all the pixelsof the pixel inputs 1008 were to reference the same plane, for example,plane 0, then the allocation for all the pixels can be performed in asingle cycle. In one embodiment accumulated data from the plane to pixelmapping 1014 can be used to create the multisample control surface 808in FIG. 8. The multisample control surface can be used to unpack thesample data during subsequent processing of the multisample rendertarget to which the multisample data is to be written. In oneembodiment, when the MSAA compression modules 1006A-1006D consistentlydetect only plane 0 [P0] allocations, the MSAA compression modules canrequest a lower bus frequency to reduce system power consumption.

Lossless Compression of MSRT Data Alongside Fragment Compression

In one embodiment, lossless color compression is combined with MSAAsample compression. To combine lossless compression with MSAAcompression, multiple control surfaces are used. A first control surface(e.g., the multisample control surface) is used to specify the locationof the sample data for the pixels. An additional control surface can beassociated with each plane that is allocated to maintain compressionrelated metadata for each allocated plane. The compression metadata canspecify a compression status for the plane to indicate whether the datafor the plane is compressed or uncompressed. In one embodiment thecompression metadata can also specify a clear status for the plane toindicate whether the plane data has been set to a clear color.

FIG. 11 illustrates a system 1100 to implement lossless compression ofdata within a multisample render target, according to an embodiment. Toperform MSAA compression, for example, as illustrated in FIG. 8, a setof input pixels 1102 can be processed by an MSAA compression module1104. The MSAA compression module 1104 can be similar to the MSAAcompression modules 1006A-1006D as in FIG. 10. The MSAA compressionmodule 1104 can examine the number of colors that are to be stored forthe various samples of the set of input pixels 1102. The illustrated setof input pixels is a 4×4 block of pixels, although embodiments are notso limited. The pixel data for the set of input pixels can be written toa render cache, such as the render cache 624 in FIG. 6. Upon evictionfrom the render cache, the set of input pixels can be processed by theMSAA compression module 1104 to compact the sample data by storing onlythe unique color values that are contained within the set of inputpixels.

As described with respect to FIG. 8, planes can be allocated based onthe number of different colors in the block of pixels. Additionally,planes can be allocated in a progressive manner, as illustrated in FIG.10. Up to N planes may be allocated (0, N−1) for N×MSAA, as for a givenset of pixels, up to N colors may be present. N control surfaces can beallocated for each plane to store a per-plane compression status for theplane. For example, for 4×MSAA, up to 4 planes and 4 control surfaces1110A-1110D can be allocated to store a compression status for eachplane. A mapping between samples and planes can be generated and storedin a multisample control surface 1108, which can be a variant of themultisample control surface 808 as in FIG. 8.

After the MSAA compression module 1104 compresses the sample data, alossless compression module 1105 can perform lossless compression on theindividual planes. The specific lossless compression algorithm can varyand the target compression ratio can vary based on the compressionalgorithm and the input data. In one embodiment, multiple compressionalgorithms can be tested against the pixel data and the compressionalgorithm that achieves the highest compression ratio can be used. Insuch embodiment, the control surface associated with the planecontaining the compressed data can be updated to indicate a compressedstatus for the plane as well as a codec used to compress the data. Inone embodiment, the lossless compression module 1105 will attempt tocompress the pixel data to a target compression ratio and, if the targetcompression ratio cannot be achieved, the pixel data will be stored inan uncompressed format. In such embodiment, if the pixel data for aplane cannot be compressed, the associated control surface 1110A-1110Dfor the plane will be updated to indicate that the plane data is storedin an uncompressed format. In general, for each plane a set of per-planecompression control surface (CCS) updates 1107 are performed up indicatea compression status for each plane.

In one embodiment if all pixels in a block of pixels are clear, nomemory may be required, as metadata can indicate that the block of inputpixels has been cleared to the clear color. In such scenario, a clearcolor sampling rendering mechanism can be used in which pixel data thathas been cleared to a pre-defined clear color is not required to bestored in memory. Instead, metadata associated with the pixel canindicate that the pixel color is stored, for example, in an internalclear color register. In one embodiment, if a block of pixels has atleast some clear pixels, a control surface can be allocated to specifythe clear color status for the pixel data without requiring anunderlying plane allocation.

FIG. 12 illustrates a compression control surface 1200, according to anembodiment. In one embodiment a set of compression control surfaces1200, which can be similar to the compression control surfaces1110A-1110D of FIG. 11, can store a variety of data that is used tospecify a compression, data, or clear status 1202 of a plane used forlossless color compression. The compression control surfaces 1200 can bean indexed array of control surfaces in which the index to a givencontrol surface is defined by the plane to which the compression controlsurface is associated. For example, compression control surface [0] canstore information related to a compression, data, or clear status forplane 0. Compression control surface [1] can be used to store status forplane 1.

In some instances, an equal number of compression control surfaces canbe allocated as the number of planes that store multisample data for ablock of pixels. However, where the pixel data for a plane is set to aclear color following a clear operation, the compression control surface1108 can indicate that the plane is clear without requiring an actualdata allocation for the plane. For example, a set of virtual memoryaddresses can be associated with a plane that stores clear pixels, but abacking physical memory allocation will not be created and an actualmemory access will not occur.

In one embodiment, multiple types of compression algorithms can beapplied to color data. A codec entry 1204 within the compression controlsurface 1108 can specify the compression algorithm or compression methodthat is associated with the plane that the compression control surface1200 references. In one embodiment different hardware codecs areassociated with different lossless compression techniques or algorithms.In such embodiment the codec 1204 can be used as routing information todetermine the hardware block to which the plane data is to be sent fordecompression. In one embodiment the compression control surfaces 1200can be stored in a compressed format. Components of the pixel processingpipeline of the graphics processor can be configured to decompress thecompression control surfaces 1200 before use.

While planar MSAA is described herein, embodiments are not strictlylimited to implementations that store MSAA data in a planar format.Embodiments can be applied to any data arrangement for multisample data,including packed pixel or interleaved formats in which the sample datafor each pixel is stored in an interleaved format. In such embodiments,the control surfaces can reference virtual planes that are associatedwith a subset of an interleaved surface.

FIG. 13 is a block diagram illustrating progressive multisampleantialiasing, according to an embodiment. Instead of determining thenumber of planes that are to be allocated for the render target inadvance, embodiment described herein can perform MSAA plane allocationwithout expensing computational time and system resources to review theplanes to be allocated. The progressive plane allocation can beperformed by an MSAA compression module and an MSAA plane allocator,such as the MSAA compression modules 1006A-1006D and pixel MSAA planeallocator 1010 of FIG. 10. In one embodiment an MSAA compression modulecan analyze color data for a set of multiple sample locations in a firstpixel, as shown at block 1302. The color data can be generated by afragment processing unit, such as the fragment processing unit 524 ofFIG. 5 and FIG. 9. The compression module can determine a first plane toallocate for the first pixel, as shown at block 1304. The first plane isa lowest order plane to be allocated for the first pixel. An MSAA planeallocator can then merge a plane allocation for the first pixel with aplane allocation for a second pixel when the first plane is the lowestorder plane to be allocated for the second pixel, as shown at block1306.

FIG. 14 is a block diagram illustrating lossless compression ofmultisample render target data alongside fragment compression, accordingto an embodiment. Lossless compression of multisample render target datacan be performed by a lossless compression module, which can apply oneor more lossless compression algorithms to color data. The losslesscompression algorithm can be any lossless compression algorithm known inthe art, such as a delta compression algorithm. In one embodiment thelossless compression module is configured to only compress data that islosslessly compressible to a target compression ratio (e.g., 2:1, 4:1,etc.). In one embodiment the lossless compression module can beconfigured to select from multiple lossless compression algorithms. Thelossless compression is applied in concert with MSAA compression, whichremoves duplicate sample data before writing the sample data to amultisample render target. To track a compression status for the colordata, a compression control surface is maintained for each data planethat stores the color data. The compression control surface can indicatea compressed status, an uncompressed status, or a cleared status.

In one embodiment an MSAA compression module can compact sample data formultiple samples of a pixel by storing unique color values containedwithin the multiple samples, as shown at block 1402. The MSAAcompression module can then map the sample data to a set of memoryplanes storing the unique color values, as shown at block 1404. The setof memory planes are memory locations allocated to store the uniquecolor values. A lossless compression module can then apply losslesscompression to the unique color values in the set of memory planes, asshown at block 1406. The lossless compression module can then update acompression control surface for each memory plane in the set of memoryplanes to indicate a compressed or uncompressed status for each memoryplane, as shown at 1408. In one embodiment compression control surfacesare stored in a compressed format. Accordingly, to updating a compressedcompression control surface can include decompressing the compressedcontrol surface, updating the control surface, and recompressing thecompressed control surface.

Additional Exemplary Graphics Processing System

Details of the embodiments described above can be incorporated withingraphics processing systems and devices described below. The graphicsprocessing system and devices of FIG. 15-28 illustrate alternativesystems and graphics processing hardware that can implement any and allof the techniques described above.

FIG. 15 is a block diagram of a processing system 1500, according to anembodiment. In various embodiments the system 1500 includes one or moreprocessors 1502 and one or more graphics processors 1508, and may be asingle processor desktop system, a multiprocessor workstation system, ora server system having a large number of processors 1502 or processorcores 1507. In one embodiment, the system 1500 is a processing platformincorporated within a system-on-a-chip (SoC) integrated circuit for usein mobile, handheld, or embedded devices.

An embodiment of system 1500 can include, or be incorporated within aserver-based gaming platform, a game console, including a game and mediaconsole, a mobile gaming console, a handheld game console, or an onlinegame console. In some embodiments system 1500 is a mobile phone, smartphone, tablet computing device or mobile Internet device. Dataprocessing system 1500 can also include, couple with, or be integratedwithin a wearable device, such as a smart watch wearable device, smarteyewear device, augmented reality device, or virtual reality device. Insome embodiments, data processing system 1500 is a television or set topbox device having one or more processors 1502 and a graphical interfacegenerated by one or more graphics processors 1508.

In some embodiments, the one or more processors 1502 each include one ormore processor cores 1507 to process instructions which, when executed,perform operations for system and user software. In some embodiments,each of the one or more processor cores 1507 is configured to process aspecific instruction set 1509. In some embodiments, instruction set 1509may facilitate Complex Instruction Set Computing (CISC), ReducedInstruction Set Computing (RISC), or computing via a Very LongInstruction Word (VLIW). Multiple processor cores 1507 may each processa different instruction set 1509, which may include instructions tofacilitate the emulation of other instruction sets. Processor core 1507may also include other processing devices, such a Digital SignalProcessor (DSP).

In some embodiments, the processor 1502 includes cache memory 1504.Depending on the architecture, the processor 1502 can have a singleinternal cache or multiple levels of internal cache. In someembodiments, the cache memory is shared among various components of theprocessor 1502. In some embodiments, the processor 1502 also uses anexternal cache (e.g., a Level-3 (L3) cache or Last Level Cache (LLC))(not shown), which may be shared among processor cores 1507 using knowncache coherency techniques. A register file 1506 is additionallyincluded in processor 1502 which may include different types ofregisters for storing different types of data (e.g., integer registers,floating-point registers, status registers, and an instruction pointerregister). Some registers may be general-purpose registers, while otherregisters may be specific to the design of the processor 1502.

In some embodiments, processor 1502 is coupled with a processor bus 1510to transmit communication signals such as address, data, or controlsignals between processor 1502 and other components in system 1500. Inone embodiment the system 1500 uses an exemplary ‘hub’ systemarchitecture, including a memory controller hub 1516 and an Input Output(I/O) controller hub 1530. A memory controller hub 1516 facilitatescommunication between a memory device and other components of system1500, while an I/O Controller Hub (ICH) 1530 provides connections to I/Odevices via a local I/O bus. In one embodiment, the logic of the memorycontroller hub 1516 is integrated within the processor.

Memory device 1520 can be a dynamic random access memory (DRAM) device,a static random access memory (SRAM) device, flash memory device,phase-change memory device, or some other memory device having suitableperformance to serve as process memory. In one embodiment the memorydevice 1520 can operate as system memory for the system 1500, to storedata 1522 and instructions 1521 for use when the one or more processors1502 executes an application or process. Memory controller hub 1516 alsocouples with an optional external graphics processor 1512, which maycommunicate with the one or more graphics processors 1508 in processors1502 to perform graphics and media operations.

In some embodiments, ICH 1530 enables peripherals to connect to memorydevice 1520 and processor 1502 via a high-speed I/O bus. The I/Operipherals include, but are not limited to, an audio controller 1546, afirmware interface 1528, a wireless transceiver 1526 (e.g., Wi-Fi,Bluetooth), a data storage device 1524 (e.g., hard disk drive, flashmemory, etc.), and a legacy I/O controller 1540 for coupling legacy(e.g., Personal System 2 (PS/2)) devices to the system. One or moreUniversal Serial Bus (USB) controllers 1542 connect input devices, suchas keyboard and mouse 1544 combinations. A network controller 1534 mayalso couple with ICH 1530. In some embodiments, a high-performancenetwork controller (not shown) couples with processor bus 1510. It willbe appreciated that the system 1500 shown is exemplary and not limiting,as other types of data processing systems that are differentlyconfigured may also be used. For example, the I/O controller hub 1530may be integrated within the one or more processor 1502, or the memorycontroller hub 1516 and I/O controller hub 1530 may be integrated into adiscreet external graphics processor, such as the external graphicsprocessor 1512.

FIG. 16 is a block diagram of an embodiment of a processor 1600 havingone or more processor cores 1602A-1602N, an integrated memory controller1614, and an integrated graphics processor 1608. Those elements of FIG.16 having the same reference numbers (or names) as the elements of anyother figure herein can operate or function in any manner similar tothat described elsewhere herein, but are not limited to such. Processor1600 can include additional cores up to and including additional core1602N represented by the dashed lined boxes. Each of processor cores1602A-1602N includes one or more internal cache units 1604A-1604N. Insome embodiments each processor core also has access to one or moreshared cached units 1606.

The internal cache units 1604A-1604N and shared cache units 1606represent a cache memory hierarchy within the processor 1600. The cachememory hierarchy may include at least one level of instruction and datacache within each processor core and one or more levels of sharedmid-level cache, such as a Level 2 (L2), Level 3 (L3), Level 4 (L4), orother levels of cache, where the highest level of cache before externalmemory is classified as the LLC. In some embodiments, cache coherencylogic maintains coherency between the various cache units 1606 and1604A-1604N.

In some embodiments, processor 1600 may also include a set of one ormore bus controller units 1616 and a system agent core 1610. The one ormore bus controller units 1616 manage a set of peripheral buses, such asone or more Peripheral Component Interconnect buses (e.g., PCI, PCIExpress). System agent core 1610 provides management functionality forthe various processor components. In some embodiments, system agent core1610 includes one or more integrated memory controllers 1614 to manageaccess to various external memory devices (not shown).

In some embodiments, one or more of the processor cores 1602A-1602Ninclude support for simultaneous multi-threading. In such embodiment,the system agent core 1610 includes components for coordinating andoperating cores 1602A-1602N during multi-threaded processing. Systemagent core 1610 may additionally include a power control unit (PCU),which includes logic and components to regulate the power state ofprocessor cores 1602A-1602N and graphics processor 1608.

In some embodiments, processor 1600 additionally includes graphicsprocessor 1608 to execute graphics processing operations. In someembodiments, the graphics processor 1608 couples with the set of sharedcache units 1606, and the system agent core 1610, including the one ormore integrated memory controllers 1614. In some embodiments, a displaycontroller 1611 is coupled with the graphics processor 1608 to drivegraphics processor output to one or more coupled displays. In someembodiments, display controller 1611 may be a separate module coupledwith the graphics processor via at least one interconnect, or may beintegrated within the graphics processor 1608 or system agent core 1610.

In some embodiments, a ring based interconnect unit 1612 is used tocouple the internal components of the processor 1600. However, analternative interconnect unit may be used, such as a point-to-pointinterconnect, a switched interconnect, or other techniques, includingtechniques well known in the art. In some embodiments, graphicsprocessor 1608 couples with the ring interconnect 1612 via an I/O link1613.

The exemplary I/O link 1613 represents at least one of multiplevarieties of I/O interconnects, including an on package I/O interconnectwhich facilitates communication between various processor components anda high-performance embedded memory module 1618, such as an eDRAM module.In some embodiments, each of the processor cores 1602A-1602N andgraphics processor 1608 use embedded memory modules 1618 as a sharedLast Level Cache.

In some embodiments, processor cores 1602A-1602N are homogenous coresexecuting the same instruction set architecture. In another embodiment,processor cores 1602A-1602N are heterogeneous in terms of instructionset architecture (ISA), where one or more of processor cores 1602A-1602Nexecute a first instruction set, while at least one of the other coresexecutes a subset of the first instruction set or a differentinstruction set. In one embodiment processor cores 1602A-1602N areheterogeneous in terms of microarchitecture, where one or more coreshaving a relatively higher power consumption couple with one or morepower cores having a lower power consumption. Additionally, processor1600 can be implemented on one or more chips or as an SoC integratedcircuit having the illustrated components, in addition to othercomponents.

FIG. 17 is a block diagram of a graphics processor 1700, which may be adiscrete graphics processing unit, or may be a graphics processorintegrated with a plurality of processing cores. In some embodiments,the graphics processor communicates via a memory mapped I/O interface toregisters on the graphics processor and with commands placed into theprocessor memory. In some embodiments, graphics processor 1700 includesa memory interface 1714 to access memory. Memory interface 1714 can bean interface to local memory, one or more internal caches, one or moreshared external caches, and/or to system memory.

In some embodiments, graphics processor 1700 also includes a displaycontroller 1702 to drive display output data to a display device 1720.Display controller 1702 includes hardware for one or more overlay planesfor the display and composition of multiple layers of video or userinterface elements. In some embodiments, graphics processor 1700includes a video codec engine 1706 to encode, decode, or transcode mediato, from, or between one or more media encoding formats, including, butnot limited to Moving Picture Experts Group (MPEG) formats such asMPEG-2, Advanced Video Coding (AVC) formats such as H.264/MPEG-4 AVC, aswell as the Society of Motion Picture & Television Engineers (SMPTE)421M/VC-1, and Joint Photographic Experts Group (JPEG) formats such asJPEG, and Motion JPEG (MJPEG) formats.

In some embodiments, graphics processor 1700 includes a block imagetransfer (BLIT) engine 1704 to perform two-dimensional (2D) rasterizeroperations including, for example, bit-boundary block transfers.However, in one embodiment, 2D graphics operations are performed usingone or more components of graphics processing engine (GPE) 1710. In someembodiments, GPE 1710 is a compute engine for performing graphicsoperations, including three-dimensional (3D) graphics operations andmedia operations.

In some embodiments, GPE 310 includes a 3D pipeline 1712 for performing3D operations, such as rendering three-dimensional images and scenesusing processing functions that act upon 3D primitive shapes (e.g.,rectangle, triangle, etc.). The 3D pipeline 1712 includes programmableand fixed function elements that perform various tasks within theelement and/or spawn execution threads to a 3D/Media subsystem 1715.While 3D pipeline 1712 can be used to perform media operations, anembodiment of GPE 1710 also includes a media pipeline 1716 that isspecifically used to perform media operations, such as videopost-processing and image enhancement.

In some embodiments, media pipeline 1716 includes fixed function orprogrammable logic units to perform one or more specialized mediaoperations, such as video decode acceleration, video de-interlacing, andvideo encode acceleration in place of, or on behalf of video codecengine 1706. In some embodiments, media pipeline 1716 additionallyincludes a thread spawning unit to spawn threads for execution on3D/Media subsystem 1715. The spawned threads perform computations forthe media operations on one or more graphics execution units included in3D/Media subsystem 1715.

In some embodiments, 3D/Media subsystem 1715 includes logic forexecuting threads spawned by 3D pipeline 1712 and media pipeline 1716.In one embodiment, the pipelines send thread execution requests to3D/Media subsystem 1715, which includes thread dispatch logic forarbitrating and dispatching the various requests to available threadexecution resources. The execution resources include an array ofgraphics execution units to process the 3D and media threads. In someembodiments, 3D/Media subsystem 1715 includes one or more internalcaches for thread instructions and data. In some embodiments, thesubsystem also includes shared memory, including registers andaddressable memory, to share data between threads and to store outputdata.

Additional Exemplary Graphics Processing Engine

FIG. 18 is a block diagram of a graphics processing engine 1810 of agraphics processor in accordance with some embodiments. In oneembodiment, the graphics processing engine (GPE) 1810 is a version ofthe GPE 1710 shown in FIG. 17. Elements of FIG. 18 having the samereference numbers (or names) as the elements of any other figure hereincan operate or function in any manner similar to that describedelsewhere herein, but are not limited to such. For example, the 3Dpipeline 1712 and media pipeline 1716 of FIG. 17 are illustrated. Themedia pipeline 1716 is optional in some embodiments of the GPE 1810 andmay not be explicitly included within the GPE 1810. For example and inat least one embodiment, a separate media and/or image processor iscoupled to the GPE 1810.

In some embodiments, GPE 1810 couples with or includes a commandstreamer 1803, which provides a command stream to the 3D pipeline 1712and/or media pipelines 1716. In some embodiments, command streamer 1803is coupled with memory, which can be system memory, or one or more ofinternal cache memory and shared cache memory. In some embodiments,command streamer 1803 receives commands from the memory and sends thecommands to 3D pipeline 1712 and/or media pipeline 1716. The commandsare directives fetched from a ring buffer, which stores commands for the3D pipeline 1712 and media pipeline 1716. In one embodiment, the ringbuffer can additionally include batch command buffers storing batches ofmultiple commands. The commands for the 3D pipeline 1712 can alsoinclude references to data stored in memory, such as but not limited tovertex and geometry data for the 3D pipeline 1712 and/or image data andmemory objects for the media pipeline 1716. The 3D pipeline 1712 andmedia pipeline 1716 process the commands and data by performingoperations via logic within the respective pipelines or by dispatchingone or more execution threads to a graphics core array 1814.

In various embodiments the 3D pipeline 1712 can execute one or moreshader programs, such as vertex shaders, geometry shaders, pixelshaders, fragment shaders, compute shaders, or other shader programs, byprocessing the instructions and dispatching execution threads to thegraphics core array 1814. The graphics core array 1814 provides aunified block of execution resources. Multi-purpose execution logic(e.g., execution units) within the graphic core array 1814 includessupport for various 3D API shader languages and can execute multiplesimultaneous execution threads associated with multiple shaders.

In some embodiments the graphics core array 1814 also includes executionlogic to perform media functions, such as video and/or image processing.In one embodiment, the execution units additionally includegeneral-purpose logic that is programmable to perform parallelgeneral-purpose computational operations, in addition to graphicsprocessing operations. The general-purpose logic can perform processingoperations in parallel or in conjunction with general-purpose logicwithin the processor core(s) 1507 of FIG. 15 or core 1602A-1602N as inFIG. 16.

Output data generated by threads executing on the graphics core array1814 can output data to memory in a unified return buffer (URB) 1818.The URB 1818 can store data for multiple threads. In some embodimentsthe URB 1818 may be used to send data between different threadsexecuting on the graphics core array 1814. In some embodiments the URB1818 may additionally be used for synchronization between threads on thegraphics core array and fixed function logic within the shared functionlogic 1820.

In some embodiments, graphics core array 1814 is scalable, such that thearray includes a variable number of graphics cores, each having avariable number of execution units based on the target power andperformance level of GPE 1810. In one embodiment the execution resourcesare dynamically scalable, such that execution resources may be enabledor disabled as needed.

The graphics core array 1814 couples with shared function logic 1820that includes multiple resources that are shared between the graphicscores in the graphics core array. The shared functions within the sharedfunction logic 1820 are hardware logic units that provide specializedsupplemental functionality to the graphics core array 1814. In variousembodiments, shared function logic 1820 includes but is not limited tosampler 1821, math 1822, and inter-thread communication (ITC) 1823logic. Additionally, some embodiments implement one or more cache(s)1825 within the shared function logic 1820. A shared function isimplemented where the demand for a given specialized function isinsufficient for inclusion within the graphics core array 1814. Insteada single instantiation of that specialized function is implemented as astand-alone entity in the shared function logic 1820 and shared amongthe execution resources within the graphics core array 1814. The preciseset of functions that are shared between the graphics core array 1814and included within the graphics core array 1814 varies betweenembodiments.

FIG. 19 is a block diagram of another embodiment of a graphics processor1900. Elements of FIG. 19 having the same reference numbers (or names)as the elements of any other figure herein can operate or function inany manner similar to that described elsewhere herein, but are notlimited to such.

In some embodiments, graphics processor 1900 includes a ringinterconnect 1902, a pipeline front-end 1904, a media engine 1937, andgraphics cores 1980A-1980N. In some embodiments, ring interconnect 1902couples the graphics processor to other processing units, includingother graphics processors or one or more general-purpose processorcores. In some embodiments, the graphics processor is one of manyprocessors integrated within a multi-core processing system.

In some embodiments, graphics processor 1900 receives batches ofcommands via ring interconnect 1902. The incoming commands areinterpreted by a command streamer 1903 in the pipeline front-end 1904.In some embodiments, graphics processor 1900 includes scalable executionlogic to perform 3D geometry processing and media processing via thegraphics core(s) 1980A-1980N. For 3D geometry processing commands,command streamer 1903 supplies commands to geometry pipeline 1936. Forat least some media processing commands, command streamer 1903 suppliesthe commands to a video front end 1934, which couples with a mediaengine 1937. In some embodiments, media engine 1937 includes a VideoQuality Engine (VQE) 1930 for video and image post-processing and amulti-format encode/decode (MFX) 1933 engine to providehardware-accelerated media data encode and decode. In some embodiments,geometry pipeline 1936 and media engine 1937 each generate executionthreads for the thread execution resources provided by at least onegraphics core 1980A.

In some embodiments, graphics processor 1900 includes scalable threadexecution resources featuring modular cores 1980A-1980N (sometimesreferred to as core slices), each having multiple sub-cores 1950A-550N,1960A-1960N (sometimes referred to as core sub-slices). In someembodiments, graphics processor 1900 can have any number of graphicscores 1980A through 1980N. In some embodiments, graphics processor 1900includes a graphics core 1980A having at least a first sub-core 1950Aand a second sub-core 1960A. In other embodiments, the graphicsprocessor is a low power processor with a single sub-core (e.g., 1950A).In some embodiments, graphics processor 1900 includes multiple graphicscores 1980A-1980N, each including a set of first sub-cores 1950A-1950Nand a set of second sub-cores 1960A-1960N. Each sub-core in the set offirst sub-cores 1950A-1950N includes at least a first set of executionunits 1952A-1952N and media/texture samplers 1954A-1954N. Each sub-corein the set of second sub-cores 1960A-1960N includes at least a secondset of execution units 1962A-1962N and samplers 1964A-1964N. In someembodiments, each sub-core 1950A-1950N, 1960A-1960N shares a set ofshared resources 1970A-1970N. In some embodiments, the shared resourcesinclude shared cache memory and pixel operation logic. Other sharedresources may also be included in the various embodiments of thegraphics processor.

Additional Exemplary Execution Units

FIG. 20 illustrates thread execution logic 2000 including an array ofprocessing elements employed in some embodiments of a GPE. Elements ofFIG. 20 having the same reference numbers (or names) as the elements ofany other figure herein can operate or function in any manner similar tothat described elsewhere herein, but are not limited to such.

In some embodiments, thread execution logic 2000 includes a shaderprocessor 2002, a thread dispatcher 2004, instruction cache 2006, ascalable execution unit array including a plurality of execution units2008A-2008N, a sampler 2010, a data cache 2012, and a data port 2014. Inone embodiment the scalable execution unit array can dynamically scaleby enabling or disabling one or more execution units (e.g., any ofexecution unit 2008A, 2008B, 2008C, 2008D, through 2008N-1 and 2008N)based on the computational requirements of a workload. In one embodimentthe included components are interconnected via an interconnect fabricthat links to each of the components. In some embodiments, threadexecution logic 2000 includes one or more connections to memory, such assystem memory or cache memory, through one or more of instruction cache2006, data port 2014, sampler 2010, and execution units 2008A-2008N. Insome embodiments, each execution unit (e.g. 2008A) is a stand-aloneprogrammable general-purpose computational unit that is capable ofexecuting multiple simultaneous hardware threads while processingmultiple data elements in parallel for each thread. In variousembodiments, the array of execution units 2008A-2008N is scalable toinclude any number individual execution units.

In some embodiments, the execution units 2008A-2008N are primarily usedto execute shader programs. A shader processor 2002 can process thevarious shader programs and dispatch execution threads associated withthe shader programs via a thread dispatcher 2004. In one embodiment thethread dispatcher includes logic to arbitrate thread initiation requestsfrom the graphics and media pipelines and instantiate the requestedthreads on one or more execution unit in the execution units2008A-2008N. For example, the geometry pipeline (e.g., 1936 of FIG. 19)can dispatch vertex, tessellation, or geometry shaders to the threadexecution logic 2000 (FIG. 20) for processing. In some embodiments,thread dispatcher 2004 can also process runtime thread spawning requestsfrom the executing shader programs.

In some embodiments, the execution units 2008A-2008N support aninstruction set that includes native support for many standard 3Dgraphics shader instructions, such that shader programs from graphicslibraries (e.g., Direct 3D and OpenGL) are executed with a minimaltranslation. The execution units support vertex and geometry processing(e.g., vertex programs, geometry programs, vertex shaders), pixelprocessing (e.g., pixel shaders, fragment shaders) and general-purposeprocessing (e.g., compute and media shaders). Each of the executionunits 2008A-2008N is capable of multi-issue single instruction multipledata (SIMD) execution and multi-threaded operation enables an efficientexecution environment in the face of higher latency memory accesses.Each hardware thread within each execution unit has a dedicatedhigh-bandwidth register file and associated independent thread-state.Execution is multi-issue per clock to pipelines capable of integer,single and double precision floating-point operations, SIMD branchcapability, logical operations, transcendental operations, and othermiscellaneous operations. While waiting for data from memory or one ofthe shared functions, dependency logic within the execution units2008A-2008N causes a waiting thread to sleep until the requested datahas been returned. While the waiting thread is sleeping, hardwareresources may be devoted to processing other threads. For example,during a delay associated with a vertex shader operation, an executionunit can perform operations for a pixel shader, fragment shader, oranother type of shader program, including a different vertex shader.

Each execution unit in execution units 2008A-2008N operates on arrays ofdata elements. The number of data elements is the “execution size,” orthe number of channels for the instruction. An execution channel is alogical unit of execution for data element access, masking, and flowcontrol within instructions. The number of channels may be independentof the number of physical Arithmetic Logic Units (ALUs) orFloating-Point Units (FPUs) for a particular graphics processor. In someembodiments, execution units 2008A-2008N support integer andfloating-point data types.

The execution unit instruction set includes SIMD instructions. Thevarious data elements can be stored as a packed data type in a registerand the execution unit will process the various elements based on thedata size of the elements. For example, when operating on a 256-bit widevector, the 256 bits of the vector are stored in a register and theexecution unit operates on the vector as four separate 64-bit packeddata elements (Quad-Word (QW) size data elements), eight separate 32-bitpacked data elements (Double Word (DW) size data elements), sixteenseparate 16-bit packed data elements (Word (W) size data elements), orthirty-two separate 8-bit data elements (byte (B) size data elements).However, different vector widths and register sizes are possible.

One or more internal instruction caches (e.g., 2006) are included in thethread execution logic 2000 to cache thread instructions for theexecution units. In some embodiments, one or more data caches (e.g.,2012) are included to cache thread data during thread execution. In someembodiments, a sampler 2010 is included to provide texture sampling for3D operations and media sampling for media operations. In someembodiments, sampler 2010 includes specialized texture or media samplingfunctionality to process texture or media data during the samplingprocess before providing the sampled data to an execution unit.

During execution, the graphics and media pipelines send threadinitiation requests to thread execution logic 2000 via thread spawningand dispatch logic. Once a group of geometric objects has been processedand rasterized into pixel data, pixel processor logic (e.g., pixelshader logic, fragment shader logic, etc.) within the shader processor2002 is invoked to further compute output information and cause resultsto be written to output surfaces (e.g., color buffers, depth buffers,stencil buffers, etc.). In some embodiments, a pixel shader or fragmentshader calculates the values of the various vertex attributes that areto be interpolated across the rasterized object. In some embodiments,pixel processor logic within the shader processor 2002 then executes anapplication programming interface (API)-supplied pixel or fragmentshader program. To execute the shader program, the shader processor 2002dispatches threads to an execution unit (e.g., 2008A) via threaddispatcher 2004. In some embodiments, pixel shader 2002 uses texturesampling logic in the sampler 2010 to access texture data in texturemaps stored in memory. Arithmetic operations on the texture data and theinput geometry data compute pixel color data for each geometricfragment, or discards one or more pixels from further processing.

In some embodiments, the data port 2014 provides a memory accessmechanism for the thread execution logic 2000 output processed data tomemory for processing on a graphics processor output pipeline. In someembodiments, the data port 2014 includes or couples to one or more cachememories (e.g., data cache 2012) to cache data for memory access via thedata port.

FIG. 21 is a block diagram illustrating a graphics processor instructionformats 2100 according to some embodiments. In one or more embodiment,the graphics processor execution units support an instruction set havinginstructions in multiple formats. The solid lined boxes illustrate thecomponents that are generally included in an execution unit instruction,while the dashed lines include components that are optional or that areonly included in a sub-set of the instructions. In some embodiments,instruction format 2100 described and illustrated aremacro-instructions, in that they are instructions supplied to theexecution unit, as opposed to micro-operations resulting frominstruction decode once the instruction is processed.

In some embodiments, the graphics processor execution units nativelysupport instructions in a 128-bit instruction format 2110. A 64-bitcompacted instruction format 2130 is available for some instructionsbased on the selected instruction, instruction options, and number ofoperands. The native 128-bit instruction format 710 provides access toall instruction options, while some options and operations arerestricted in the 64-bit format 2130. The native instructions availablein the 64-bit format 2130 vary by embodiment. In some embodiments, theinstruction is compacted in part using a set of index values in an indexfield 2113. The execution unit hardware references a set of compactiontables based on the index values and uses the compaction table outputsto reconstruct a native instruction in the 128-bit instruction format2110.

For each format, instruction opcode 2112 defines the operation that theexecution unit is to perform. The execution units execute eachinstruction in parallel across the multiple data elements of eachoperand. For example, in response to an add instruction the executionunit performs a simultaneous add operation across each color channelrepresenting a texture element or picture element. By default, theexecution unit performs each instruction across all data channels of theoperands. In some embodiments, instruction control field 2114 enablescontrol over certain execution options, such as channels selection(e.g., predication) and data channel order (e.g., swizzle). Forinstructions in the 128-bit instruction format 2110 an exec-size field2116 limits the number of data channels that will be executed inparallel. In some embodiments, exec-size field 2116 is not available foruse in the 64-bit compact instruction format 2130.

Some execution unit instructions have up to three operands including twosource operands, src0 2120, src1 2122, and one destination 2118. In someembodiments, the execution units support dual destination instructions,where one of the destinations is implied. Data manipulation instructionscan have a third source operand (e.g., SRC2 2124), where the instructionopcode 2112 determines the number of source operands. An instruction'slast source operand can be an immediate (e.g., hard-coded) value passedwith the instruction.

In some embodiments, the 128-bit instruction format 2110 includes anaccess/address mode field 2126 specifying, for example, whether directregister addressing mode or indirect register addressing mode is used.When direct register addressing mode is used, the register address ofone or more operands is directly provided by bits in the instruction.

In some embodiments, the 128-bit instruction format 2110 includes anaccess/address mode field 2126, which specifies an address mode and/oran access mode for the instruction. In one embodiment the access mode isused to define a data access alignment for the instruction. Someembodiments support access modes including a 16-byte aligned access modeand a 1-byte aligned access mode, where the byte alignment of the accessmode determines the access alignment of the instruction operands. Forexample, when in a first mode, the instruction may use byte-alignedaddressing for source and destination operands and when in a secondmode, the instruction may use 16-byte-aligned addressing for all sourceand destination operands.

In one embodiment, the address mode portion of the access/address modefield 2126 determines whether the instruction is to use direct orindirect addressing. When direct register addressing mode is used bitsin the instruction directly provide the register address of one or moreoperands. When indirect register addressing mode is used, the registeraddress of one or more operands may be computed based on an addressregister value and an address immediate field in the instruction.

In some embodiments instructions are grouped based on opcode 2112bit-fields to simplify Opcode decode 2140. For an 8-bit opcode, bits 4,5, and 6 allow the execution unit to determine the type of opcode. Theprecise opcode grouping shown is merely an example. In some embodiments,a move and logic opcode group 2142 includes data movement and logicinstructions (e.g., move (mov), compare (cmp)). In some embodiments,move and logic group 2142 shares the five most significant bits (MSB),where move (mov) instructions are in the form of 0000xxxxb and logicinstructions are in the form of 0001xxxxb. A flow control instructiongroup 2144 (e.g., call, jump (jmp)) includes instructions in the form of0010xxxxb (e.g., 0x20). A miscellaneous instruction group 2146 includesa mix of instructions, including synchronization instructions (e.g.,wait, send) in the form of 0011xxxxb (e.g., 0x30). A parallel mathinstruction group 2148 includes component-wise arithmetic instructions(e.g., add, multiply (mul)) in the form of 0100xxxxb (e.g., 0x40). Theparallel math group 2148 performs the arithmetic operations in parallelacross data channels. The vector math group 2150 includes arithmeticinstructions (e.g., dp4) in the form of 0101xxxxb (e.g., 0x50). Thevector math group performs arithmetic such as dot product calculationson vector operands.

Additional Exemplary Graphics Pipeline

FIG. 22 is a block diagram of another embodiment of a graphics processor2200. Elements of FIG. 22 having the same reference numbers (or names)as the elements of any other figure herein can operate or function inany manner similar to that described elsewhere herein but are notlimited to such.

In some embodiments, graphics processor 2200 includes a graphicspipeline 2220, a media pipeline 2230, a display engine 2240, threadexecution logic 2250, and a render output pipeline 2270. In someembodiments, graphics processor 2200 is a graphics processor within amulti-core processing system that includes one or more general-purposeprocessing cores. The graphics processor is controlled by registerwrites to one or more control registers (not shown) or via commandsissued to graphics processor 2200 via a ring interconnect 2202. In someembodiments, ring interconnect 2202 couples graphics processor 2200 toother processing components, such as other graphics processors orgeneral-purpose processors. Commands from ring interconnect 2202 areinterpreted by a command streamer 2203, which supplies instructions toindividual components of graphics pipeline 2220 or media pipeline 2230.

In some embodiments, command streamer 2203 directs the operation of avertex fetcher 2205 that reads vertex data from memory and executesvertex-processing commands provided by command streamer 2203. In someembodiments, vertex fetcher 2205 provides vertex data to a vertex shader2207, which performs coordinate space transformation and lightingoperations to each vertex. In some embodiments, vertex fetcher 2205 andvertex shader 2207 execute vertex-processing instructions by dispatchingexecution threads to execution units 2252A-2252B via a thread dispatcher2231.

In some embodiments, execution units 2252A-2252B are an array of vectorprocessors having an instruction set for performing graphics and mediaoperations. In some embodiments, execution units 2252A-2252B have anattached L1 cache 2251 that is specific for each array or shared betweenthe arrays. The cache can be configured as a data cache, an instructioncache, or a single cache that is partitioned to contain data andinstructions in different partitions.

In some embodiments, graphics pipeline 2220 includes tessellationcomponents to perform hardware-accelerated tessellation of 3D objects.In some embodiments, a programmable hull shader 811 configures thetessellation operations. A programmable domain shader 817 providesback-end evaluation of tessellation output. A tessellator 2213 operatesat the direction of hull shader 2211 and contains special purpose logicto generate a set of detailed geometric objects based on a coarsegeometric model that is provided as input to graphics pipeline 2220. Insome embodiments, if tessellation is not used, tessellation components(e.g., hull shader 2211, tessellator 2213, and domain shader 2217) canbe bypassed.

In some embodiments, complete geometric objects can be processed by ageometry shader 2219 via one or more threads dispatched to executionunits 2252A-2252B or can proceed directly to the clipper 2229. In someembodiments, the geometry shader operates on entire geometric objects,rather than vertices or patches of vertices as in previous stages of thegraphics pipeline. If the tessellation is disabled the geometry shader2219 receives input from the vertex shader 2207. In some embodiments,geometry shader 2219 is programmable by a geometry shader program toperform geometry tessellation if the tessellation units are disabled.

Before rasterization, a clipper 2229 processes vertex data. The clipper2229 may be a fixed function clipper or a programmable clipper havingclipping and geometry shader functions. In some embodiments, arasterizer and depth test component 2273 in the render output pipeline2270 dispatches pixel shaders to convert the geometric objects intotheir per pixel representations. In some embodiments, pixel shader logicis included in thread execution logic 2250. In some embodiments, anapplication can bypass the rasterizer and depth test component 2273 andaccess un-rasterized vertex data via a stream out unit 2223.

The graphics processor 2200 has an interconnect bus, interconnectfabric, or some other interconnect mechanism that allows data andmessage passing amongst the major components of the processor. In someembodiments, execution units 2252A-2252B and associated cache(s) 2251,texture and media sampler 2254, and texture/sampler cache 2258interconnect via a data port 2256 to perform memory access andcommunicate with render output pipeline components of the processor. Insome embodiments, sampler 2254, caches 2251, 2258 and execution units2252A-2252B each have separate memory access paths.

In some embodiments, render output pipeline 2270 contains a rasterizerand depth test component 2273 that converts vertex-based objects into anassociated pixel-based representation. In some embodiments, therasterizer logic includes a windower/masker unit to perform fixedfunction triangle and line rasterization. An associated render cache2278 and depth cache 2279 are also available in some embodiments. Apixel operations component 2277 performs pixel-based operations on thedata, though in some instances, pixel operations associated with 2Doperations (e.g. bit block image transfers with blending) are performedby the 2D engine 2241, or substituted at display time by the displaycontroller 2243 using overlay display planes. In some embodiments, ashared L3 cache 2275 is available to all graphics components, allowingthe sharing of data without the use of main system memory.

In some embodiments, graphics processor media pipeline 2230 includes amedia engine 2237 and a video front end 2234. In some embodiments, videofront end 2234 receives pipeline commands from the command streamer2203. In some embodiments, media pipeline 2230 includes a separatecommand streamer. In some embodiments, video front-end 2234 processesmedia commands before sending the command to the media engine 2237. Insome embodiments, media engine 2237 includes thread spawningfunctionality to spawn threads for dispatch to thread execution logic2250 via thread dispatcher 2231.

In some embodiments, graphics processor 2200 includes a display engine2240. In some embodiments, display engine 2240 is external to graphicsprocessor 2200 and couples with the graphics processor via the ringinterconnect 2202, or some other interconnect bus or fabric. In someembodiments, display engine 2240 includes a 2D engine 2241 and a displaycontroller 2243. In some embodiments, display engine 2240 containsspecial purpose logic capable of operating independently of the 3Dpipeline. In some embodiments, display controller 2243 couples with adisplay device (not shown), which may be a system integrated displaydevice, as in a laptop computer, or an external display device attachedvia a display device connector.

In some embodiments, graphics pipeline 2220 and media pipeline 2230 areconfigurable to perform operations based on multiple graphics and mediaprogramming interfaces and are not specific to any one applicationprogramming interface (API). In some embodiments, driver software forthe graphics processor translates API calls that are specific to aparticular graphics or media library into commands that can be processedby the graphics processor. In some embodiments, support is provided forthe Open Graphics Library (OpenGL), Open Computing Language (OpenCL),and/or Vulkan graphics and compute API, all from the Khronos Group. Insome embodiments, support may also be provided for the Direct3D libraryfrom the Microsoft Corporation. In some embodiments, a combination ofthese libraries may be supported. Support may also be provided for theOpen Source Computer Vision Library (OpenCV). A future API with acompatible 3D pipeline would also be supported if a mapping can be madefrom the pipeline of the future API to the pipeline of the graphicsprocessor.

Graphics Pipeline Programming

FIG. 23A is a block diagram illustrating a graphics processor commandformat 2300 according to some embodiments. FIG. 23B is a block diagramillustrating a graphics processor command sequence 2310 according to anembodiment. The solid lined boxes in FIG. 23A illustrate the componentsthat are generally included in a graphics command while the dashed linesinclude components that are optional or that are only included in asub-set of the graphics commands. The exemplary graphics processorcommand format 2300 of FIG. 23A includes data fields to identify atarget client 2302 of the command, a command operation code (opcode)2304, and the relevant data 2306 for the command. A sub-opcode 2305 anda command size 2308 are also included in some commands.

In some embodiments, client 2302 specifies the client unit of thegraphics device that processes the command data. In some embodiments, agraphics processor command parser examines the client field of eachcommand to condition the further processing of the command and route thecommand data to the appropriate client unit. In some embodiments, thegraphics processor client units include a memory interface unit, arender unit, a 2D unit, a 3D unit, and a media unit. Each client unithas a corresponding processing pipeline that processes the commands.Once the command is received by the client unit, the client unit readsthe opcode 2304 and, if present, sub-opcode 2305 to determine theoperation to perform. The client unit performs the command usinginformation in data field 2306. For some commands an explicit commandsize 2308 is expected to specify the size of the command. In someembodiments, the command parser automatically determines the size of atleast some of the commands based on the command opcode. In someembodiments commands are aligned via multiples of a double word.

The flow diagram in FIG. 23B shows an exemplary graphics processorcommand sequence 2310. In some embodiments, software or firmware of adata processing system that features an embodiment of a graphicsprocessor uses a version of the command sequence shown to set up,execute, and terminate a set of graphics operations. A sample commandsequence is shown and described for purposes of example only asembodiments are not limited to these specific commands or to thiscommand sequence. Moreover, the commands may be issued as batch ofcommands in a command sequence, such that the graphics processor willprocess the sequence of commands in at least partially concurrence.

In some embodiments, the graphics processor command sequence 2310 maybegin with a pipeline flush command 2312 to cause any active graphicspipeline to complete the currently pending commands for the pipeline. Insome embodiments, the 3D pipeline 2322 and the media pipeline 2324 donot operate concurrently. The pipeline flush is performed to cause theactive graphics pipeline to complete any pending commands. In responseto a pipeline flush, the command parser for the graphics processor willpause command processing until the active drawing engines completepending operations and the relevant read caches are invalidated.Optionally, any data in the render cache that is marked ‘dirty’ can beflushed to memory. In some embodiments, pipeline flush command 2312 canbe used for pipeline synchronization or before placing the graphicsprocessor into a low power state.

In some embodiments, a pipeline select command 2313 is used when acommand sequence requires the graphics processor to explicitly switchbetween pipelines. In some embodiments, a pipeline select command 2313is required only once within an execution context before issuingpipeline commands unless the context is to issue commands for bothpipelines. In some embodiments, a pipeline flush command 2312 isrequired immediately before a pipeline switch via the pipeline selectcommand 2313.

In some embodiments, a pipeline control command 2314 configures agraphics pipeline for operation and is used to program the 3D pipeline2322 and the media pipeline 2324. In some embodiments, pipeline controlcommand 2314 configures the pipeline state for the active pipeline. Inone embodiment, the pipeline control command 2314 is used for pipelinesynchronization and to clear data from one or more cache memories withinthe active pipeline before processing a batch of commands.

In some embodiments, commands associated with the return buffer state2316 are used to configure a set of return buffers for the respectivepipelines to write data. Some pipeline operations require theallocation, selection, or configuration of one or more return buffersinto which the operations write intermediate data during processing. Insome embodiments, the graphics processor also uses one or more returnbuffers to store output data and to perform cross thread communication.In some embodiments, the return buffer state 2316 includes selecting thesize and number of return buffers to use for a set of pipelineoperations.

The remaining commands in the command sequence differ based on theactive pipeline for operations. Based on a pipeline determination 2320,the command sequence is tailored to the 3D pipeline 2322 beginning withthe 3D pipeline state 2330 or the media pipeline 2324 beginning at themedia pipeline state 2340.

The commands to configure the 3D pipeline state 2330 include 3D statesetting commands for vertex buffer state, vertex element state, constantcolor state, depth buffer state, and other state variables that are tobe configured before 3D primitive commands are processed. The values ofthese commands are determined at least in part based on the particular3D API in use. In some embodiments, 3D pipeline state 2330 commands arealso able to selectively disable or bypass certain pipeline elements ifthose elements will not be used.

In some embodiments, 3D primitive 2332 command is used to submit 3Dprimitives to be processed by the 3D pipeline. Commands and associatedparameters that are passed to the graphics processor via the 3Dprimitive 2332 command are forwarded to the vertex fetch function in thegraphics pipeline. The vertex fetch function uses the 3D primitive 2332command data to generate vertex data structures. The vertex datastructures are stored in one or more return buffers. In someembodiments, 3D primitive 2332 command is used to perform vertexoperations on 3D primitives via vertex shaders. To process vertexshaders, 3D pipeline 2322 dispatches shader execution threads tographics processor execution units.

In some embodiments, 3D pipeline 2322 is triggered via an execute 2334command or event. In some embodiments, a register write triggers commandexecution. In some embodiments execution is triggered via a ‘go’ or‘kick’ command in the command sequence. In one embodiment, commandexecution is triggered using a pipeline synchronization command to flushthe command sequence through the graphics pipeline. The 3D pipeline willperform geometry processing for the 3D primitives. Once operations arecomplete, the resulting geometric objects are rasterized and the pixelengine colors the resulting pixels. Additional commands to control pixelshading and pixel back end operations may also be included for thoseoperations.

In some embodiments, the graphics processor command sequence 2310follows the media pipeline 2324 path when performing media operations.In general, the specific use and manner of programming for the mediapipeline 2324 depends on the media or compute operations to beperformed. Specific media decode operations may be offloaded to themedia pipeline during media decode. In some embodiments, the mediapipeline can also be bypassed and media decode can be performed in wholeor in part using resources provided by one or more general-purposeprocessing cores. In one embodiment, the media pipeline also includeselements for general-purpose graphics processor unit (GPGPU) operations,where the graphics processor is used to perform SIMD vector operationsusing computational shader programs that are not explicitly related tothe rendering of graphics primitives.

In some embodiments, media pipeline 2324 is configured in a similarmanner as the 3D pipeline 2322. A set of commands to configure the mediapipeline state 2340 are dispatched or placed into a command queue beforethe media object commands 2342. In some embodiments, media pipelinestate commands 2340 include data to configure the media pipelineelements that will be used to process the media objects. This includesdata to configure the video decode and video encode logic within themedia pipeline, such as encode or decode format. In some embodiments,media pipeline state commands 2340 also support the use of one or morepointers to “indirect” state elements that contain a batch of statesettings.

In some embodiments, media object commands 2342 supply pointers to mediaobjects for processing by the media pipeline. The media objects includememory buffers containing video data to be processed. In someembodiments, all media pipeline states must be valid before issuing amedia object command 2342. Once the pipeline state is configured andmedia object commands 2342 are queued, the media pipeline 2324 istriggered via an execute command 2344 or an equivalent execute event(e.g., register write). Output from media pipeline 2324 may then be postprocessed by operations provided by the 3D pipeline 2322 or the mediapipeline 2324. In some embodiments, GPGPU operations are configured andexecuted in a similar manner as media operations.

Graphics Software Architecture

FIG. 24 illustrates exemplary graphics software architecture for a dataprocessing system 2400 according to some embodiments. In someembodiments, software architecture includes a 3D graphics application2410, an operating system 2420, and at least one processor 2430. In someembodiments, processor 2430 includes a graphics processor 2432 and oneor more general-purpose processor core(s) 2434. The graphics application2410 and operating system 2420 each execute in the system memory 2450 ofthe data processing system.

In some embodiments, 3D graphics application 2410 contains one or moreshader programs including shader instructions 2412. The shader languageinstructions may be in a high-level shader language, such as theHigh-level Shader Language (HLSL) or the OpenGL Shader Language (GLSL).The application also includes executable instructions 2414 in a machinelanguage suitable for execution by the general-purpose processor core2434. The application also includes graphics objects 2416 defined byvertex data.

In some embodiments, operating system 2420 is a Microsoft® Windows®operating system from the Microsoft Corporation, a proprietary UNIX-likeoperating system, or an open source UNIX-like operating system using avariant of the Linux kernel. The operating system 2420 can support agraphics API 2422 such as the Direct3D API, the OpenGL API, or theVulkan API. When the Direct3D API is in use, the operating system 2420uses a front-end shader compiler 2424 to compile any shader instructions2412 in HLSL into a lower-level shader language. The compilation may bea just-in-time (JIT) compilation or the application can perform shaderpre-compilation. In some embodiments, high-level shaders are compiledinto low-level shaders during the compilation of the 3D graphicsapplication 2410. In some embodiments, the shader instructions 2412 areprovided in an intermediate form, such as a version of the StandardPortable Intermediate Representation (SPIR) used by the Vulkan API.

In some embodiments, user mode graphics driver 2426 contains a back-endshader compiler 2427 to convert the shader instructions 2412 into ahardware specific representation. When the OpenGL API is in use, shaderinstructions 2412 in the GLSL high-level language are passed to a usermode graphics driver 2426 for compilation. In some embodiments, usermode graphics driver 2426 uses operating system kernel mode functions2428 to communicate with a kernel mode graphics driver 2429. In someembodiments, kernel mode graphics driver 2429 communicates with graphicsprocessor 2432 to dispatch commands and instructions.

IP Core Implementations

One or more aspects of at least one embodiment may be implemented byrepresentative code stored on a machine-readable medium which representsand/or defines logic within an integrated circuit such as a processor.For example, the machine-readable medium may include instructions whichrepresent various logic within the processor. When read by a machine,the instructions may cause the machine to fabricate the logic to performthe techniques described herein. Such representations, known as “IPcores,” are reusable units of logic for an integrated circuit that maybe stored on a tangible, machine-readable medium as a hardware modelthat describes the structure of the integrated circuit. The hardwaremodel may be supplied to various customers or manufacturing facilities,which load the hardware model on fabrication machines that manufacturethe integrated circuit. The integrated circuit may be fabricated suchthat the circuit performs operations described in association with anyof the embodiments described herein.

FIG. 25 is a block diagram illustrating an IP core development system2500 that may be used to manufacture an integrated circuit to performoperations according to an embodiment. The IP core development system2500 may be used to generate modular, re-usable designs that can beincorporated into a larger design or used to construct an entireintegrated circuit (e.g., an SOC integrated circuit). A design facility2530 can generate a software simulation 2510 of an IP core design in ahigh-level programming language (e.g., C/C++). The software simulation2510 can be used to design, test, and verify the behavior of the IP coreusing a simulation model 2512. The simulation model 2512 may includefunctional, behavioral, and/or timing simulations. A register transferlevel (RTL) design 2515 can then be created or synthesized from thesimulation model 2512. The RTL design 2515 is an abstraction of thebehavior of the integrated circuit that models the flow of digitalsignals between hardware registers, including the associated logicperformed using the modeled digital signals. In addition to an RTLdesign 2515, lower-level designs at the logic level or transistor levelmay also be created, designed, or synthesized. Thus, the particulardetails of the initial design and simulation may vary.

The RTL design 2515 or equivalent may be further synthesized by thedesign facility into a hardware model 2520, which may be in a hardwaredescription language (HDL), or some other representation of physicaldesign data. The HDL may be further simulated or tested to verify the IPcore design. The IP core design can be stored for delivery to a 3^(rd)party fabrication facility 2565 using non-volatile memory 2540 (e.g.,hard disk, flash memory, or any non-volatile storage medium).Alternatively, the IP core design may be transmitted (e.g., via theInternet) over a wired connection 2550 or wireless connection 2560. Thefabrication facility 2565 may then fabricate an integrated circuit thatis based at least in part on the IP core design. The fabricatedintegrated circuit can be configured to perform operations in accordancewith at least one embodiment described herein.

Exemplary System on a Chip Integrated Circuit

FIG. 26-28 illustrated exemplary integrated circuits and associatedgraphics processors that may be fabricated using one or more IP cores,according to various embodiments described herein. In addition to whatis illustrated, other logic and circuits may be included, includingadditional graphics processors/cores, peripheral interface controllers,or general-purpose processor cores.

FIG. 26 is a block diagram illustrating an exemplary system on a chipintegrated circuit 2600 that may be fabricated using one or more IPcores, according to an embodiment. Exemplary integrated circuit 2600includes one or more application processor(s) 2605 (e.g., CPUs), atleast one graphics processor 2610, and may additionally include an imageprocessor 2615 and/or a video processor 2620, any of which may be amodular IP core from the same or multiple different design facilities.Integrated circuit 2600 includes peripheral or bus logic including a USBcontroller 2625, UART controller 2630, an SPI/SDIO controller 2635, andan I²S/I²C controller 2640. Additionally, the integrated circuit caninclude a display device 2645 coupled to one or more of ahigh-definition multimedia interface (HDMI) controller 2650 and a mobileindustry processor interface (MIPI) display interface 2655. Storage maybe provided by a flash memory subsystem 2660 including flash memory anda flash memory controller. Memory interface may be provided via a memorycontroller 2665 for access to SDRAM or SRAM memory devices. Someintegrated circuits additionally include an embedded security engine2670.

FIG. 27 is a block diagram illustrating an exemplary graphics processor2710 of a system on a chip integrated circuit that may be fabricatedusing one or more IP cores, according to an embodiment. Graphicsprocessor 2710 can be a variant of the graphics processor 2610 of FIG.26. Graphics processor 2710 includes a vertex processor 2705 and one ormore fragment processor(s) 2715A-2715N (e.g., 2715A, 2715B, 2715C,2715D, through 2715N-1, and 2715N). Graphics processor 2710 can executedifferent shader programs via separate logic, such that the vertexprocessor 2705 is optimized to execute operations for vertex shaderprograms, while the one or more fragment processor(s) 2715A-2715Nexecute fragment (e.g., pixel) shading operations for fragment or pixelshader programs. The vertex processor 2705 performs the vertexprocessing stage of the 3D graphics pipeline and generates primitivesand vertex data. The fragment processor(s) 2715A-2715N use the primitiveand vertex data generated by the vertex processor 2705 to produce aframebuffer that is displayed on a display device. In one embodiment,the fragment processor(s) 2715A-2715N are optimized to execute fragmentshader programs as provided for in the OpenGL API, which may be used toperform similar operations as a pixel shader program as provided for inthe Direct 3D API.

Graphics processor 2710 additionally includes one or more memorymanagement units (MMUs) 2720A-2720B, cache(s) 2725A-2725B, and circuitinterconnect(s) 2730A-2730B. The one or more MMU(s) 2720A-2720B providefor virtual to physical address mapping for graphics processor 2710,including for the vertex processor 2705 and/or fragment processor(s)2715A-2715N, which may reference vertex or image/texture data stored inmemory, in addition to vertex or image/texture data stored in the one ormore cache(s) 2725A-2725B. In one embodiment the one or more MMU(s)2720A-2720B may be synchronized with other MMUs within the system,including one or more MMUs associated with the one or more applicationprocessor(s) 2605, image processor 2615, and/or video processor 2620 ofFIG. 26, such that each processor 2605-2620 can participate in a sharedor unified virtual memory system. The one or more circuitinterconnect(s) 2730A-2730B enable graphics processor 2710 to interfacewith other IP cores within the SoC, either via an internal bus of theSoC or via a direct connection, according to embodiments.

FIG. 28 is a block diagram illustrating an additional exemplary graphicsprocessor 2810 of a system on a chip integrated circuit that may befabricated using one or more IP cores, according to an embodiment.Graphics processor 2810 can be a variant of the graphics processor 2610of FIG. 26. Graphics processor 2810 includes the one or more MMU(s)2720A-2720B, caches 2725A-2725B, and circuit interconnect(s) 2730A-2730Bof the integrated circuit 2700 of FIG. 27.

Graphics processor 2810 includes one or more shader cores 2815A-2815N(e.g., 2815A, 2815B, 2815C, 2815D, 2815E, 2815F, through 2815N-1, and2815N), which provides for a unified shader core architecture in which asingle core or type or core can execute all types of programmable shadercode, including shader program code to implement vertex shaders,fragment shaders, and/or compute shaders. The exact number of shadercores present can vary among embodiments and implementations.Additionally, graphics processor 2810 includes an inter-core taskmanager 2805, which acts as a thread dispatcher to dispatch executionthreads to one or more shader cores 2815A-2815N and a tiling unit 2818to accelerate tiling operations for tile-based rendering, in whichrendering operations for a scene are subdivided in image space, forexample to exploit local spatial coherence within a scene or to optimizeuse of internal caches.

The following clauses and/or examples pertain to specific embodiments orexamples thereof. Specifics in the examples may be used anywhere in oneor more embodiments. The various features of the different embodimentsor examples may be variously combined with some features included andothers excluded to suit a variety of different applications. Examplesmay include subject matter such as a method, means for performing actsof the method, at least one machine-readable medium includinginstructions that, when performed by a machine cause the machine toperform acts of the method, or of an apparatus or system according toembodiments and examples described herein. Various components can be ameans for performing the operations or functions described.

One embodiment provides for a general-purpose graphics processorcomprising a multisample antialiasing compression module to examine anumber of colors to be stored for a set of sample locations of a pixeland allocate one or more planes to store color data for the set ofsample locations of the pixel and a lossless compression module to applylossless compression on the one or more planes and update a compressionstatus in a compression control surface for each of the one or moreplanes.

One embodiment provides for a method of performing lossless colorcompression alongside fragment compression, the method comprisingcompacting sample data for multiple sample locations of a pixel; mappingthe multiple sample locations to memory locations storing compactedsample data; applying lossless compression to the compacted sample data;and updating a compression control surface associated with the memorylocation to indicate a compression status for the memory location.

One embodiments provide for a data processing system comprising anon-transitory machine-readable medium to store instructions forexecution by one or more processors of the data processing system; amemory module to store a multisample render target; and ageneral-purpose graphics processor comprising a multisample antialiasingcompression module and a lossless compression module, wherein themultisample antialiasing module is to examine a number of colors to bestored for a set of sample locations of a pixel and allocate one or moreplanes to store color data for the set of sample locations of the pixel,and wherein the lossless compression module is to apply losslesscompression on the one or more planes and update a compression status ina compression control surface for each of the one or more planes.

The embodiments described herein refer to specific configurations ofhardware, such as application specific integrated circuits (ASICs),configured to perform certain operations or having a predeterminedfunctionality. Such electronic devices typically include a set of one ormore processors coupled to one or more other components, such as one ormore storage devices (non-transitory machine-readable storage media),user input/output devices (e.g., a keyboard, a touchscreen, and/or adisplay), and network connections. The coupling of the set of processorsand other components is typically through one or more busses and bridges(also termed as bus controllers). The storage device and signalscarrying the network traffic respectively represent one or moremachine-readable storage media and machine-readable communication media.Thus, the storage devices of a given electronic device typically storecode and/or data for execution on the set of one or more processors ofthat electronic device.

One embodiment provides for a data processing system comprising a memorymodule to store a multisample render target, the multisample rendertarget to store one or more sample locations for each pixel in a set ofpixels and general-purpose graphics processor comprising a multisampleantialiasing compression module. The multisample antialiasingcompression module can be configured to analyze color data for a set ofsample locations of a first pixel, determine a first memory plane toallocate for the first pixel, the first memory plane a lowest ordermemory plane to be allocated for the first pixel, wherein the lowestorder memory plane is the lowest numbered memory plane referenced by oneor more sample locations of a pixel and merge a memory plane allocationfor the first pixel with a memory plane allocation for a second pixel inresponse to a determination that the first memory plane is the lowestorder memory plane to be allocated for the second pixel.

One embodiment provides for a method comprising compacting sample datafor multiple sample locations of a pixel, mapping the multiple samplelocations to memory locations storing compacted sample data, the memorylocations mapped to memory of a general-purpose graphics processor,applying lossless compression to the compacted sample data, and updatinga compression control surface associated with the memory locations toindicate a compression status for the memory locations. In oneembodiment, compacting the sample data includes storing only uniquecolor values within the sample data and mapping the multiple samplelocations to memory locations storing the compacted sample data includesupdating a multisample control surface with a mapping between themultiple sample locations and a memory plane storing color dataassociated with the multiple sample locations. Mapping the multiplesample locations to memory locations storing the compacted sample dataincludes allocating a memory plane for each unique color valueassociated with the sample locations. Applying lossless compression tothe compacted sample data includes applying one or more losslesscompression algorithms to a memory plane storing a unique color value.Updating the compression control surface includes storing an indicatorfor the one or more lossless compression algorithms applied to thememory plane.

One embodiment provides for a graphics processing device comprising aninterface to a system interconnect and a general-purpose graphicsprocessor coupled to the interface, the general-purpose graphicsprocessor comprising a multisample antialiasing compressor and alossless compressor. The multisample antialiasing compressor can compactsample data for multiple sample locations of a pixel and map themultiple sample locations to memory locations within memory of thegeneral-purpose graphics processor, the memory locations to storecompacted sample data. The lossless compressor can apply losslesscompression to the compacted sample data and update a compressioncontrol surface associated with the memory locations to indicate acompression status for the memory locations. The graphics processingdevice can additionally include a display interface to an externaldisplay device.

One embodiment provides for a data processing system comprising a memorydevice to store a multisample render target and a general-purposegraphics processor comprising a multisample antialiasing compressor anda multisample render cache. The multisample render target can storecolor data for a set of sample locations of each pixel in a set ofpixels. The multisample antialiasing compressor can apply multisampleantialiasing compression to color data generated for the set of samplelocations of a first pixel in the set of pixels. The multisample rendercache can store color data generated for the set of sample locations ofthe first pixel in the set of pixels. Color data evicted from themultisample render cache is stored to the multisample render target. Toapply the multisample antialiasing compression to color data generatedfor the set of sample locations of a first pixel, the multisampleantialiasing compressor is to determine a first memory plane to allocatefor the first pixel based on a color of a sample of the first pixel,wherein the color of the sample of the first pixel is a first color andthe first memory plane is to store the first color and merge a memoryplane allocation for the first pixel with a memory plane allocation fora second pixel when a first memory plane to be allocated for the secondpixel is to store a same color as the first color.

One embodiment provides for a method comprising, on a general-purposegraphics processor comprising a general-purpose graphics processorincluding a multisample render cache and a multisample antialiasingcompressor, storing a multisample render target to a memory module, themultisample render target to store color data for a set of samplelocations for each pixel in a set of pixels, generating color data forthe set of sample locations of a first pixel in the set of pixels,compressing color data generated for the set of sample locations for thefirst pixel in the set of pixels via the multisample antialiasingcompressor, and storing generated color data to the multisample rendercache, wherein color data evicted from the multisample render cache isto be stored to the multisample render target.

One embodiment provides for a graphics processing device comprising aninterface to a system interconnect, a memory module to store amultisample render target, and a general-purpose graphics processorcomprising a multisample antialiasing compressor. The multisample rendertarget can store color data for a set of sample locations of each pixelin a set of pixels. The multisample antialiasing compressor can applymultisample antialiasing compression to color data generated for the setof sample locations of a first pixel in the set of pixels. Thegeneral-purpose graphics processor can additionally include amultisample render cache to store color data generated for the set ofsample locations of the first pixel in the set of pixels. Color dataevicted from the multisample render cache can be stored to themultisample render target.

One embodiment provides an apparatus comprising a graphics processorcomprising graphics rendering circuitry to process graphics data withina plurality of graphics pipeline stages and render images. The graphicsprocessor comprises a multilevel cache subsystem comprising a pluralityof cache levels, a shader execution array to simultaneously executeinstructions of a plurality of shaders including graphics shaders andcompute shaders, the graphics shaders comprising a first graphics shadertype to process vertices and a second graphics shader type to processpixel data, a primitive assembler to assemble triangles based on thevertices, a rasterizer to generate pixels based on the triangles, atexture unit coupled to the multilevel cache subsystem to performtexture mapping operations, and color compression circuitry coupled tothe texture unit and shader execution array, the color compressioncircuitry to perform lossless delta color compression of pixel colordata provided by the shader execution array and texture unit to generatecompressed color data. The compressed color data to be stored at one ormore levels of the multilevel cache subsystem. The apparatus furthercomprises a display engine to output image information for display. Thedisplay engine is configured to support reading at least a portion ofthe compressed color data. The apparatus additionally comprises amulti-protocol on-chip communication fabric coupled to at least aportion of the multilevel cache subsystem and the shader execution arrayand a memory controller coupled to the multi-protocol on-chipcommunication fabric.

Of course, one or more parts of an embodiment may be implemented usingdifferent combinations of software, firmware, and/or hardware.Throughout this detailed description, for the purposes of explanation,numerous specific details were set forth in order to provide a thoroughunderstanding of the present invention. It will be apparent, however, toone skilled in the art that the embodiments may be practiced withoutsome of these specific details. In certain instances, well-knownstructures and functions were not described in elaborate detail to avoidobscuring the inventive subject matter of the embodiments. Accordingly,the scope and spirit of the invention should be judged in terms of theclaims that follow.

What is claimed is:
 1. An apparatus comprising: a graphics processorcomprising graphics rendering circuitry to process graphics data withina plurality of graphics pipeline stages and render images, the graphicsprocessor comprising: a multilevel cache subsystem comprising aplurality of cache levels, a shader execution array to simultaneouslyexecute instructions of a plurality of shaders including graphicsshaders and compute shaders, the graphics shaders comprising a firstgraphics shader type to process vertices and a second graphics shadertype to process pixel data, a primitive assembler to assemble trianglesbased on the vertices, a rasterizer to generate pixels based on thetriangles, a texture unit coupled to the multilevel cache subsystem toperform texture mapping operations, color compression circuitry coupledto the texture unit and shader execution array, the color compressioncircuitry to perform lossless delta color compression of pixel colordata provided by the shader execution array and texture unit to generatecompressed color data, the compressed color data to be stored at one ormore levels of the multilevel cache subsystem; a display engine tooutput image information for display, wherein the display engine is tosupport reading at least a portion of the compressed color data; amulti-protocol on-chip communication fabric coupled to at least aportion of the multilevel cache subsystem and the shader executionarray; and a memory controller coupled to the multi-protocol on-chipcommunication fabric.
 2. The apparatus of claim 1 further comprising:virtualization circuitry to share the shader execution array with aplurality of virtual machines.
 3. The apparatus of claim 2 wherein thevirtualization circuitry comprises multiple sets of control registers tobe associated with multiple corresponding virtual machines, a group ofcontrol registers to store one or more address pointers to identify aregion of memory associated with a corresponding virtual machine.
 4. Theapparatus of claim 1 wherein the multilevel cache subsystem comprises alevel 1 (L1) cache dedicated to a first shader execution array and level2 (L2) cache shared by a plurality of shader execution arrays includingthe first shader execution array.
 5. The apparatus of claim 1 furthercomprising: depth test circuitry to perform depth testing of pixelsusing depth values associated with the pixels.
 6. The apparatus of claim5 further comprising: culling circuitry to cull one or more of thepixels based on the depth testing.
 7. The apparatus of claim 6 whereinthe shader execution array is to execute instructions of a geometryshader to transform one or more of the triangles.
 8. The apparatus ofclaim 1 further comprising: memory management circuitry to map a sharedvirtual memory (SVM) space across a graphics memory and a system memory,the SVM space to be shared by the graphics processor and a hostprocessor, allowing the host processor and graphics processor to accessa system memory and a graphics memory using a consistent set of virtualmemory addresses.
 9. The apparatus of claim 8 wherein the memorymanagement circuitry comprises: an input-output memory management unit(IOMMU) to provide access by the shader execution array to page tablesof the host processor.
 10. A method comprising: processing graphics datawithin a plurality of graphics pipeline stages of a graphics processor,the graphics processor including a multilevel cache subsystem comprisinga plurality of cache levels; simultaneously executing instructions of aplurality of shaders on a shader execution array, the plurality ofshaders including graphics shaders and compute shaders, the graphicsshaders comprising a first graphics shader type to process vertices anda second graphics shader type to process pixels; assembling trianglesbased on the vertices, generating pixels based on the triangles,performing lossless delta color compression of pixel colors at aplurality of the stages of the graphics pipeline to generate compressedcolor data; storing the compressed color data at multiple cache levelsof the multilevel cache subsystem; reading, by a display engine, atleast a portion of the compressed color data to display a correspondingimage; wherein a multi-protocol on-chip communication fabric is coupledto at least a portion of the multilevel cache subsystem and the shaderexecution array; and wherein a memory controller is coupled to themulti-protocol on-chip communication fabric.
 11. The method of claim 10further comprising: sharing the shader execution array with a pluralityof virtual machines.
 12. The method of claim 11 further comprising:associating multiple sets of control registers with multiplecorresponding virtual machines, a group of control registers to storeone or more address pointers to identify a region of memory associatedwith a corresponding virtual machine.
 13. The method of claim 10 whereinthe multilevel cache subsystem comprises a level 1 (L1) cache dedicatedto a first shader execution array and level 2 (L2) cache shared by aplurality of shader execution arrays including the first shaderexecution array.
 14. The method of claim 10 further comprising:performing depth testing of the pixels using depth values associatedwith the pixels.
 15. The method of claim 14 further comprising: cullingone or more of the pixels based on the depth testing.
 16. The method ofclaim 15 further comprising: executing, on the shader execution array,instructions of a geometry shader to transform one or more of thetriangles.
 17. The method of claim 10 further comprising: mapping ashared virtual memory (SVM) space across a graphics memory and a systemmemory, the SVM space to be shared by the graphics processor and a hostprocessor, allowing the host processor and graphics processor to accessa system memory and a graphics memory using a consistent set of virtualmemory addresses.
 18. The method of claim 17 further comprising:providing access by the shader execution array to page tables of thehost processor.
 19. A system comprising: a system memory to storeprogram code and data; a graphics processor comprising graphicsrendering circuitry to process graphics data within a plurality ofgraphics pipeline stages and render images, the graphics processorcomprising: a multilevel cache subsystem comprising a plurality of cachelevels, a shader execution array to simultaneously execute instructionsof a plurality of shaders including graphics shaders and computeshaders, the graphics shaders comprising a first graphics shader type toprocess vertices and a second graphics shader type to process pixels; aprimitive assembler to assemble triangles based on the vertices, arasterizer to generate pixels based on the triangles, multi-stage colorcompression circuitry to perform lossless delta color compression ofpixel colors at a plurality of the stages of the graphics pipeline togenerate compressed color data, the multi-stage color compressioncircuitry to store the compressed color data at multiple cache levels ofthe multilevel cache subsystem; a display engine to read at least aportion of the compressed color data to display a corresponding image; amulti-protocol on-chip communication fabric coupled to at least aportion of the multilevel cache subsystem and the shader executionarray; and a memory controller to couple the multi-protocol on-chipcommunication fabric to the system memory.
 20. The system of claim 19further comprising: virtualization circuitry to share the shaderexecution array with a plurality of virtual machines.
 21. The system ofclaim 20 wherein the virtualization circuitry comprises multiple sets ofcontrol registers to be associated with multiple corresponding virtualmachines, a group of control registers to store one or more addresspointers to identify a region of memory associated with a correspondingvirtual machine.
 22. The system of claim 19 wherein the multilevel cachesubsystem comprises a level 1 (L1) cache dedicated to a first shaderexecution array and level 2 (L2) cache shared by a plurality of shaderexecution arrays including the first shader execution array.
 23. Thesystem of claim 19 further comprising: depth test circuitry to performdepth testing of pixels using depth values associated with the pixels.24. The system of claim 23 further comprising: culling circuitry to cullone or more of the pixels based on the depth testing.
 25. The system ofclaim 24 wherein the shader execution array is to execute instructionsof a geometry shader to transform one or more of the triangles.
 26. Thesystem of claim 19 further comprising: memory management circuitry tomap a shared virtual memory (SVM) space across a graphics memory and asystem memory, the SVM space to be shared by the graphics processor anda host processor, allowing the host processor and graphics processor toaccess a system memory and a graphics memory using a consistent set ofvirtual memory addresses.
 27. The system of claim 26 wherein the memorymanagement circuitry comprises: an input-output memory management unit(IOMMU) to provide access by the shader execution array to page tablesof the host processor.
 28. The system of claim 19 further comprising: astorage device coupled to the multi-protocol on-chip communicationfabric.
 29. The system of claim 28 further comprising: a networkcontroller coupled to the multi-protocol on-chip communication fabric.30. The system of claim 29 further comprising: a host processor coupledto the multi-protocol on-chip communication fabric.